




<p>(51) International Patent Classification³: H03K 13/20</p>	<p>A1</p>	<p>(11) International Publication Number: WO 81/01489 (43) International Publication Date: 28 May 1981 (28.05.81)</p>
<p>(21) International Application Number: PCT/US80/01365 (22) International Filing Date: 14 October 1980 (14.10.80) (31) Priority Application Number: 096,276 (32) Priority Date: 21 November 1979 (21.11.79) (33) Priority Country: US (71) Applicant: MOTOROLA, INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US). (72) Inventor: LEE, Robert, Dean; 4315 Avenue C, Austin, TX 78757 (US). (74) Agents: GILLMAN, James, William et al.; Motorola, Inc., Patent Department, 4350 East Camelback Road, Suite 200F, Phoenix, AR 85018 (US).</p>		<p>(81) Designated States: DE (European patent), FR (European patent), GB (European patent), JP. Published <i>With international search report</i> <i>With amended claims</i></p>

(54) Title: ANALOG TO DIGITAL CONVERTER AND METHOD OF CALIBRATING SAME



(57) Abstract

A single slope analog to digital converter uses a DAC (21) to trim the discharge current of a capacitor (10) during calibration thereof. A method of calibrating the analog to digital converter is provided which iterates required steps to obtain a correct current setting within a short period of time. The analog to digital converter discharges a capacitor (10) through a high impedance to obtain a linear discharge. The time to discharge the capacitor (10) appears in a counter and is indicative of the voltage across the capacitor (10) at the beginning of the discharge period once the analog to digital converter has been calibrated.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	KP	Democratic People's Republic of Korea
AU	Australia	LI	Liechtenstein
BR	Brazil	LU	Luxembourg
CF	Central African Republic	MC	Monaco
CG	Congo	MG	Madagascar
CH	Switzerland	MW	Malawi
CM	Cameroon	NL	Netherlands
DE	Germany, Federal Republic of	NO	Norway
DK	Denmark	RO	Romania
FI	Finland	SE	Sweden
FR	France	SN	Senegal
GA	Gabon	SU	Soviet Union
GB	United Kingdom	TD	Chad
HU	Hungary	TG	Togo
JP	Japan	US	United States of America

-1-

ANALOG TO DIGITAL CONVERTER AND METHOD
OF CALIBRATING SAME

This invention relates, in general, to analog to
5 digital converters, and more particularly, to a single
slope analog to digital converter and a method for
calibrating the analog to digital converter.

Circuitry for converting analog signals into corres-
ponding, equivalent digital signals has a multiplicity of
10 uses in present day instrumentation, telemetry, and control
equipment. There are various types of analog to digital
(A/D) converters known. These include the single ramp
type, the double ramp type, voltage to frequency
converters, the comparison type which includes a digital to
15 analog converter and compares the output to the input, etc.
Some A/D converters employ open loop techniques while yet
others provide feedback techniques, such as, ramp and
counter methods, and successive approximation to name a
few. Most A/D converters have their respective problems
20 such as inaccuracies, high cost, complexity of circuitry,
etc. To some, accuracy is a problem with A/D converters
of the ramp type because of the difficulty in achieving
linear ramp voltages and maintaining fixed voltage crossing
points. Also in some cases it has been found necessary to
25 use a microprocessor in order to calculate the conversion.
It has been found that a single slope A/D converter having
internal calibration and a linear ramp can be provided
which is accurate, yet does not require a microprocessor to
calculate the conversion.

30 Accordingly, it is an object of the present invention
to provide a single slope analog to digital converter which
is self-calibrating.

Another object of the present invention is to provide
an analog to digital converter which uses a digital to
35 analog converter to trim a single slope discharge current



-2-

based on power supply voltage and ground conversion results.


A further object of the present invention is to provide a single slope analog to digital converter which can be integrated on a single integrated circuit chip, is self-calibrating, and does not require a microprocessor to calculate the conversion.

Yet a further object of the present invention is to provide a method of calibrating a single slope analog to digital converter by using a digital to analog converter to trim the discharge current.

SUMMARY OF THE INVENTION

In accomplishing the above and other objects of the present invention, there is provided in one form thereof, a single slope analog to digital converter. The analog to digital converter includes a capacitor which can be charged to a predetermined voltage or can be charged with the unknown voltage. The capacitor is discharged under the control of a digital to analog converter to calibrate the A/D converter. The voltage on the capacitor is sensed by a comparator which provides an output when the capacitor has discharged to a level equal to a predetermined reference voltage. The output of the comparator is used to stop a clock circuit. During the time that the capacitor is discharging, the clock circuit provides an output signal to a counter. The counter provides an output which is coupled to a digital to analog enable register. The digital to analog enable register provides outputs which control the digital to analog converter. The digital to analog enable register and the digital to analog converter are used during self-calibration of the A/D converter.

Also provided is a method for calibrating a single slope analog to digital converter. Calibration is started by resetting the counter and the digital to analog



-3-

converter and then establishing ground on the capacitor. The capacitor is then discharged at a rate controlled by the digital to analog converter. When the charge on the capacitor reaches a predetermined level a comparator
5 provides an output which stops a clock circuit. The clock circuit had been providing pulses to the counter and once the clock circuit is stopped the counts contained in the counter are converted to a two's complement number. The capacitor is then charged up to a voltage level which is
10 substantially equal to the maximum voltage expected to be converted. Once again the capacitor is discharged through control of the digital to analog converter and the clock circuit is enabled. When the capacitor discharges to the predetermined level the clock circuit is stopped, and the
15 procedure is repeated until the counts in the counter equal $2^n - 1$ where n is the number of bits that the analog to digital converter is capable of providing as a binary output.

The subject matter which is regarded as the invention
20 is set forth in the appended claims. The invention itself, however, together with further objects and advantages thereof, may be better understood by referring to the following detailed description taken in conjunction with the accompanying drawings.

25


BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 represents, in block diagram form, an embodiment of the present invention;

30 FIG. 2 represents in graph form discharge curves of the capacitor in FIG. 1;

FIG. 3 illustrates in graph form a portion of the calibration cycle of the circuitry of FIG. 1;

35 FIG. 4 illustrates in schematic form a portion of the digital to analog converter (DAC) used in the circuitry of FIG. 1; and



-4-

FIG. 5 represents in logic diagram form a portion of the circuitry used in the system of FIG. 1.

DETAILED DESCRIPTION OF THE DRAWINGS

5

The usual approach to single slope analog to digital conversion is to convert the maximum expected input voltage to be measured, which is usually the power supply voltage V_{DD} , and to convert V_{SS} which in the following
10 discussion will be assumed to be ground or zero volts. The resulting conversion counts are then stored. When an unknown voltage is converted, the digital output is computed as

$$15 \quad \text{Digital Result} = \frac{C_{\text{UNK}} - C_{\text{VSS}}}{C_{\text{VDD}} - C_{\text{VSS}}} (2^n - 1)$$

where C_{UNK} is the counts for the unknown voltage, C_{VSS} is counts obtained for the zero volt input,
20 C_{VDD} is counts obtained for the power supply voltage, and n is the number of bits in the converted result. Note that this result requires subtraction, division, and multiplication which requires a microprocessor or a large amount of logic circuitry. The approach taken in the
25 present system, to calibrate the analog to digital converter, is to use a digital to analog converter to trim the discharge current from a capacitor until $C_{\text{VDD}} - C_{\text{VSS}} = 2^n - 1$ so that the Digital Result will then equal $C_{\text{UNK}} - C_{\text{VSS}}$. This only requires a subtraction which can be
30 done with much simpler circuitry than can division and multiplication. The subtraction is performed by presetting the counter in the analog to digital converter to the two's complement of the V_{SS} conversion count.

The digital to analog converter (DAC) bits are gated
35 in a manner to calibrate the single slope A/D converter.

-5-

Referring first to FIG. 2, it can be seen that any conversion count, C , is related to the time, t , for the capacitor to discharge by the equation

$$5 \quad C = t (f_{\text{clock}})$$

where f_{clock} is a clock frequency.

Also, the time t to discharge the integration capacitor C_{INT} from a voltage V with a discharge
10 current I is as follows:

$$t = \frac{C_{\text{INT}} (V - V_{\text{TRIP}})}{I}$$

15 Combining the two above equations we get

$$C = \frac{C_{\text{INT}} f_{\text{clock}}}{I} (V - V_{\text{TRIP}})$$

Thus, the difference in the counts resulting from
20 converting voltage V_{DD} (C_{VDD}) and V_{SS} (C_{VSS}) is

$$C_{\text{VDD}} - C_{\text{VSS}} = \frac{f_{\text{clock}} C_{\text{INT}}}{I} (V_{\text{DD}} - V_{\text{SS}})$$

From this we can see that the product of ($C_{\text{VDD}} -$
25 C_{VSS}) I is a constant;


$$(C_{\text{VDD}} - C_{\text{VSS}}) I = f_{\text{clock}} C_{\text{INT}} (C_{\text{VDD}} - V_{\text{SS}}) = \text{constant}$$

Thus, we can force $C_{\text{VDD}} - C_{\text{VSS}}$ to equal $2^n - 1$ by
30 setting the current I to the appropriate value. This is achieved by using a digital to analog converter as will be explained hereinafter.

-6-

A system used to accomplish the above will now be explained by referring first to FIG. 1. A capacitor 10 is shown coupled between a node 22 and a power supply reference node, illustrated as ground. Node 22 is coupled to a switch 23 which can be used to apply zero volts illustrated as ground, a known voltage illustrated as V_{DD} , or an unknown voltage illustrated as V_{UNK} to capacitor 10. Node 22 is also coupled to an input of a comparator 11. Comparator 11 has a second input which receives a voltage illustrated as V_{TRIP} . Voltage V_{TRIP} is a known reference voltage which establishes the level at which the voltage coming from node 22 will cause the output of comparator 11 to change. Comparator 11 provides an output which is coupled to a clock circuit 12. Clock circuit 12 receives a clock input and a start input. The clock input provides the pulses to the clock circuit which are used as inputs for counter 13, and a start input is used to enable clock circuit 12 so that it will pass the clock input pulses to counter 13. The output of comparator 11 is used to inhibit or stop clock circuit 12 so that it will cease passing the clock input pulses to counter 13.

Counter 13 counts the clock pulses received from clock circuit 12. The counts in counter 13 can be provided to a zero results register 14. Zero results register 14 serves as a conversion means converting the counts from counter 13 to the one's complement thereof. The one's complement number from zero results register 14 can then be coupled back to counter 13 where counter 13 can add a one to the one's complement signal to provide a two's complement signal. The use of the two's complements number will be explained hereinafter. The output of counter 13 is coupled to digital to analog enable register (DER) 18 by way of an adder 15 and an intermediate register (IR) 17. Adder 15 is capable of adding the contents of digital to analog enable register 18 to the contents of counter 13 and subtracting therefrom a quantity equal to $2^n - 1$. The quantity $2^n - 1$



-7-

is illustrated as being an input to adder 15, but in the preferred embodiment the quantity is actually built into the adder. The output of adder 15 is temporarily stored in intermediate register 17 before being coupled into DER 18.

5 The reason for temporarily storing the output from adder 15 in intermediate registers 17 is to prevent from modifying the output, carried from DER 18 on line 19, to adder 15 during the add operation. Those persons skilled in the art will recognize that adder 15 and intermediate register 17
10 could be replaced by another counter.

Digital to analog enable register 18 also receives power on reset, POR, which is used to initialize or to reset DER 18 when power is first applied to the system. DER 18 also provides an output to digital to analog
15 converter 21. Digital to analog converter 21 is illustrated as being referenced to a voltage V_{EE} which in a preferred embodiment is a negative voltage. Digital to analog converter (DAC) 21 provides a controlled current sink output, I_{OUT} , to a switch 24. Switch 24 is
20 illustrated as being capable of switching between node 22, which carries the output voltage of capacitor 10, and a dump voltage terminal. It should also be noted that switch 24 is capable of opening the line or path between node 22 and DAC 21, especially when capacitor 10 is being charged.
25 The reason for illustrating DAC 21 as being referenced to a voltage V_{EE} is to emphasize that capacitor 10 can be discharged to a negative voltage level. As those persons skilled in the art will recognize, switches 23 and 24 can be controlled by control logic which in the preferred
30 embodiment is activated by the output from comparator 11.

At this point the configuration of the digital to analog converter 21 will be discussed in greater detail. Referring to FIG. 4, it is seen that a plurality of N channel current ratioed transistors illustrated by
35 transistors 41 through 46 are controlled by current setting N channel transistor 40. The current flowing through



-8-

transistor 40 is provided by any suitable current source having an output current I_{in} . Connected in series with transistors 41 through 46 are switches illustrated as N channel transistors 60 through 65 respectively. The drain electrodes of transistors 60 through 65 are connected to a line 69 which represents the output current. In a preferred embodiment, the output current is connected to a P channel current mirror which in turn controls the current through a high impedance current mirror. A suitable high impedance current mirror is illustrated in my co-pending patent application entitled "Current Mirror Circuit". The high impedance current mirror is the portion of digital to analog converter 21 which is referenced to voltage V_{EE} . As seen in FIG. 4 the source electrodes of transistors 40 through 46 are connected to ground instead of to V_{EE} . By arranging the DAC so that only the high impedance current mirror is referenced to V_{EE} , less current is required from the negative voltage power supply which is providing voltage V_{EE} . The gate electrode of switching transistors 60 through 65 are controlled by outputs from the digital to analog enable register, DER. Also connected in series with transistors 41 through 46 and enabled by the same control signal that enables transistors 60 through 65 are P channel transistors 50 through 55 respectively. These P channel transistors are connected from I_{DUMP} line 68 to current setting transistors 41 through 46 respectively. The purpose of P channel transistors 50 through 55 is to avoid current spikes when transistors 60 through 65 are enabled. By having an I_{DUMP} line 68, transistors 41 through 46 will already be conducting current and therefore will not exhibit a delay and/or a current spike when transistors 60 through 65 are enabled.

In a 9-bit digital to analog converter system, transistor 40 would have a current weight of 511 which is equal to $2^n - 1$ where n is equal to 9. Transistor 41 would have a current weight of 512, transistor 42 would have a



-9-

current weight of 256, transistor 43 would have a current weight of 128 and so forth down the line until transistor 44 would have a current weight of 4, transistor 45 would have a current weight of 2, and transistor 46 would have a current weight of 1. In a preferred embodiment, a 9-bit system is used for self-calibration in order to ensure a good 8-bit measurement of an unknown voltage.

A method of calibrating the analog to digital converter of FIG. 1 will now be explained. If it is assumed that power has just been applied to the analog to digital converter, the power on reset signal POR will reset digital to analog enable register 18. A reset is also provided for counter 13 and digital to analog converter 21. Switch 23 is then switched to the ground terminal, GND, so that a ground voltage is established on capacitor 10. Once this is done, switch 23 is opened and simultaneously clock circuit 12 is started, and switch 24 is switched over to node 22 line. This starts the counts flowing to counter 13 at the same time that capacitor 10 is discharged through control of digital to analog converter 21. The discharge of capacitor 10 is illustrated in FIG. 2 by line 30. As explained hereinbefore, capacitor 10 can be discharged to a negative voltage, and when capacitor 10 reaches a voltage level equivalent to V_{TRIP} , comparator 11 will provide an output which stops clock circuit 12 and switches switch 24 from node 22 to dump voltage. The counts accumulated in counter 13 are then converted by zero results register 14 to a one's complement number and are transferred back to counter 13. Counter 13 then adds one to the one's complement number to convert it to a two's complement number. Switch 23 is then switched to voltage V_{DD} to charge capacitor 10 to V_{DD} . Once capacitor 10 has been charged to voltage V_{DD} switch 23 is opened and simultaneously clock circuit 12 is started and switch 24 is switched to sense node 22. Capacitor 10 will then be discharged through control of digital to analog converter



-10-

21 until the charge across capacitor 10 reaches V_{TRIP} . Capacitor 10 discharges in a linear manner as illustrated by line 31 of FIG. 2. The high impedance current mirror which is controlled by digital to analog converter 21
 5 insures that capacitor 10 discharges in a linear manner. The counts stored in counter 13, when capacitor 10 is discharged to V_{TRIP} as illustrated by line 31, are transferred to adder 15 where they are added with the contents of DER 18 and subtracted from adder input 2^n-1 .
 10 Since the power on reset signal POR established 2^n-1 in DER 18 the contents of adder 15 will be the contents of counter 13. The contents from adder 15 are then transferred to intermediate register 17 and from here they are loaded into digital to analog enable register 18. It
 15 should be noted that the contents in DER 18 which came from counter 13 are equal to $C_{VDD} - C_0$ since just previously counter 13 contained the two's complement of C_0 , which was the count for discharging capacitor 10 from zero volts. By adding the count C_{VDD} to the two's complement of
 20 C_0 the result of $C_{VDD} - C_0$ is obtained.

As stated hereinbefore the desired result is that $C_{VDD} - C_0$ equals 2^n-1 . If this result is obtained calibration is complete, otherwise, the procedure must be repeated by placing capacitor 10 at ground and continuing
 25 with the procedure until the count in counter 13 equals 2^n-1 after sampling voltage V_{DD} .

As shown hereinbefore,

$$I (C_{VDD} - C_0) = \text{constant.}$$

30 Thus if $C_{VDD} - C_0 \neq 2^n-1$, we want to multiply

$$C_{VDD} - C_0 \text{ by } \frac{2^n-1}{C_{VDD} - C_0}$$

-11-

Since $I (C_{VDD} - C_O) = \text{constant}$, we can instead multiply I by

$$\frac{C_{VDD} - C_O}{2^n - 1}$$

5

and this will result in $C_{VDD} - C_O$ being multiplied by

$$\frac{2^n - 1}{C_{VDD} - C_O} .$$

10 Thus since

$$I_{OUT} = I_{IN} \frac{DER}{2^n - 1} , .$$

where I_{OUT} is the current out of the DAC on line 69 of
 15 FIG. 3, DER is the contents in the DER , and I_{IN} is the
 current into transistor 40 of the DAC, the output current
 can be corrected by causing the contents of the DER to
 change. The contents in the DER are coupled from the
 adder. The adder's output is equal to the contents in the
 20 DER plus the counts in the counter minus $2^n - 1$. The
 contents in the DER are the contents of the counter after
 one calibration cycle and the counter outputted a new
 $C_{VDD} - C_O$. If the new counter reading is high the
 current in I_{OUT} must be decreased, and if the counter
 25 reading is too low then the DAC output current (I_{OUT})
 must be increased.

Once the analog to digital converter is calibrated,
 then switch 23 can be switched to receive an unknown
 voltage V_{UNK} which is applied across capacitor 10.
 30 Capacitor 10 is then allowed to discharge through control
 of digital to analog converter 21 while counter 13 is

BUREAU

-12-

counting. When the unknown voltage across capacitor 10 reaches the level of V_{TRIP} , comparator 11 will provide an output which stops clock circuit 12 thereby inhibiting clock pulses to counter 13 and at the same time opening switch 24. The counts obtained for the unknown voltage will appear in counter 13. The discharge slope of capacitor 10, for the unknown voltage, is illustrated by line 32 in FIG. 2. Note that by subtracting line 30 from line 31 one obtains the value of voltage V_{DD} with respect to zero volts and by the same token by subtracting line 30 from line 32 one obtains the value of the unknown voltage with respect to zero volts. V_{TRIP} is chosen to be a negative voltage in order to allow for any offsets inherent in comparator 11. If V_{TRIP} was set to zero volts and comparator 11 had a negative offset then the accuracy of the measurement of the unknown voltage would be compromised.

FIG. 3 offers in graphical form an outline of the calibration steps of the present analog to digital converter. The voltage across capacitor 10 is illustrated by the vertical axis while the time, t , which is related to the counts is illustrated along the horizontal axis. When voltage is first supplied to the analog to digital converter the voltage across capacitor 10 will not be known. However, when switch 23 is switched to the ground position then zero volts is applied to capacitor as illustrated at point 35. Capacitor 10 is then discharged commencing at point 36 and the discharging continues until voltage level V_{TRIP} is reached as illustrated at point 37. The counts obtained for the zero reading are then converted to a two's complement number and at point 38 voltage V_{DD} is applied to capacitor 10. Capacitor 10 is once again discharged until the voltage level across capacitor 10 reaches V_{TRIP} as illustrated at point 39. As explained hereinbefore if at this point the counts in




-13-

counter 13 are not equal to 2^n-1 the procedure is repeated starting at point 35.

FIG. 5 illustrates a one bit portion of part of the circuitry of the analog to digital converter of FIG. 1.

5 The circuitry contained within dotted lines 75 represents a one bit portion of adder 15 of FIG. 1. A transmission gate which is enabled by timing signals D and \bar{D} is used to transmit the output from circuitry 75 to a latch circuit enclosed within dotted lines 76 which represents a one bit
10 portion of intermediate register 17. The output of the circuitry enclosed within dotted lines 76 is coupled by another transmission gate, which is enabled by timing signals E and \bar{E} , to another latch enclosed within dotted lines 77 which represents a one bit portion of the
15 digital to analog enable register 18. Enclosed within dotted lines 78 is a one bit portion of the zero results register 14. It should be noted that adder 15 is a two bit parallel adder with a carry. Only two bits are required since subtracting 2^n-1 from the sum of two numbers is the
20 same as putting a carry in (CI) of one in the first bit and inverting the last bit of the two number sum.

By now it should be appreciated that there has been provided a single slope analog to digital converter having self-calibrating features which can be made on an inte-
25 grated circuit chip. The logic circuitry is simplified by avoiding the need for multiplication or division operations in obtaining the result. The digital to analog converter of the present invention is capable of providing results accurate to within plus or minus a half of a bit.



-14-

CLAIMS

1. An analog to digital converter, comprising: a digital to analog converter for converting a digital signal to an analog signal; a digital to analog enable register coupled to the digital to analog converter for controlling the digital to analog converter; a counter coupled to the digital to analog enable register for providing inputs to the digital to analog enable register; a clock circuit coupled to the counter for controllably providing an input to the counter; a conversion register coupled to the counter for converting a binary count from the counter; a comparator having a first and a second input and an output coupled to the clock circuit to controllably stop the input to the counter, the first input being for coupling to a reference; and a capacitor for storing an analog voltage, the capacitor being coupled to the second input of the comparator and to the digital to analog converter.

2. The analog to digital converter of claim 1 wherein the conversion register converts the binary count to a ones complement number.

3. The analog to digital converter of claim 1 further including an adder coupled to the counter and to the digital to analog enable register for adding the contents of the counter and the digital to analog enable register and for providing an output; and an intermediate register coupled between the adder and the digital to analog enable register for coupling the output from the adder to the digital to analog enable register.

4. A method of calibrating an analog to digital converter, comprising: resetting a counter and a digital to analog converter; acquiring a zero potential charge on a capacitor and then coupling the capacitor to the digital to

BURRO
OMI
WED

-15-

analog converter and simultaneously starting a counter;
stopping the counter when the capacitor has discharged to a
predetermined level; converting a count obtained in the
counter to a two's complement number; acquiring a
5 predetermined voltage on the capacitor; simultaneously
coupling the capacitor to the digital to analog converter
and starting the counter; stopping the counter when the
capacitor has been discharged to the predetermined level;
and loading contents depending upon the counts in the
10 counter into a digital to analog enable register and
repeating the above steps until the counts in the counter
are equal to one less than the highest binary number the
digital to analog converter can convert.

15 5. An analog to digital converter capable of
self-calibration, comprising: clock means for controllably
providing an output; counter means coupled to the clock
means to receive the output of the clock means and to
provide a count thereof; conversion means coupled to the
20 counter to provide a one's complement of the count in the
counter means; a digital to analog enable means coupled to
the counter and providing control outputs representative of
the count in the counter means; a digital to analog
converter coupled to the digital to analog enable means and
25 being responsive thereto; means for storing a charge being
controllably coupled to the digital to analog converter;
and means for comparing having a first and a second input
and an output coupled to the clock means, the first input
being coupled to the means for storing and the second input
30 being coupled to a reference.

6. The analog to digital converter of claim 5
further having a high impedance current mirror coupled
between the means for storing and the digital to analog
35 converter and used to discharge the means for storing under
control of the digital to analog converter.



-16-

7. The analog to digital converter of claim 6 wherein the means for storing is a capacitor.

8. The analog to digital converter of claim 6 further including means for adding coupled to the counter means and to the digital to analog enable means for adding the count of the counter means and contents of the digital to analog enable means, the means for adding providing an output which is coupled to the digital to analog enable means.

9. The analog to digital converter of claim 8 further including means for temporarily storing contents of the means for adding, the means for temporarily storing being coupled between the means for adding and the digital to analog enable means.

10. A method of calibrating a single slope analog to digital converter capable of providing an n binary output signal where n equals the maximum number of binary bits, and having a digital to analog converter, comprising:

- a) resetting a counter and the digital to analog converter;
- b) establishing a zero potential on a capacitor;
- c) simultaneously discharging the capacitor at a rate established by the digital to analog converter and starting the counter;
- d) stopping the counter once the capacitor has reached a predetermined level of charge;
- e) converting contents of the counter to two's complement;
- f) establishing a predetermined voltage potential on the capacitor;



-17-

g) simultaneously discharging the capacitor at a rate established by the analog to digital converter and starting the counter;

h) stopping the counter once the capacitor has
5 discharged to the predetermined level of charge;

i) repeating steps a) through h) if the contents of the counter are not equal to $2^n - 1$; and

j) stopping at step h) when the contents of the counter are equal to $2^n - 1$.

10

11. The method of claim 10 wherein when discharging the capacitor a negative charge on the counter is obtained.

15 12. A single slope A/D converter using a DAC for controllably discharging a capacitor, comprising: a comparator having a first and a second input and an output, the first input being coupled to the capacitor, the second input being coupled to a reference level; means for
20 providing an output capable of being counted, the means being coupled to the output of the comparator so that the comparator can inhibit the output from the means for providing; a counter coupled to the means for providing to count the output of the means for providing; and means for
25 controlling the DAC coupled to the count so that the means for controlling can use counts in the counter for controlling the DAC.



AMENDED CLAIMS

(received by the International Bureau on 2 April 1981 (02.04.81))

1. (Amended) An analog to digital converter, comprising:

- a digital to analog converter;
- a digital to analog enable register coupled to the digital to analog converter for controlling the digital to analog converter;
- a counter coupled to the digital to analog enable register for providing inputs to the digital to analog enable register;
- a clock circuit coupled to the counter for controllably providing an input to the counter;
- a conversion register coupled to the counter for converting a binary count from the counter into a converted count and coupling the converted count to the counter;
- a comparator having a first input coupled to a first reference, a second input and an output coupled to the clock circuit for controlling the counter; and
- a capacitor for storing an analog voltage, the capacitor having a first terminal selectively coupled to the second input of the comparator, the digital to analog converter and the analog voltage, and a second terminal coupled to a second reference.

2. (Amended) The analog to digital converter of claim 1 wherein the converted count of the conversion register is a ones complement number of the binary count from the counter.

3. The analog to digital converter of claim 1 further including an adder coupled to the counter and to the digital to analog enable register for adding the contents of the counter and the digital to analog enable register and for providing an output; and an intermediate register coupled between the adder and the digital to analog enable register for coupling the output from the adder to the digital to analog enable register.



4. (Amended) A method of calibrating an analog to digital converter comprising a digital to analog converter, a counter, and a capacitor, and which is capable of providing an n binary output signal where n equals the maximum number of binary bits, comprising the steps of:

setting the digital to analog converter to $2^n - 1$;

resetting the counter to a predetermined starting value;

acquiring a zero potential charge on the capacitor;

simultaneously coupling the capacitor to the digital to analog converter to controllably discharge the capacitor and starting the counter;

stopping the counter when the capacitor has discharged to a predetermined level;

converting a count obtained in the counter to a two's complement number;

acquiring a predetermined voltage on the capacitor;

simultaneously coupling the capacitor to the digital to analog converter to controllably discharge the capacitor and starting the counter;

stopping the counter when the capacitor has discharged to the predetermined level; and

if the converted contents of the counter are not equal to $2^n - 1$, loading the difference between $2^n - 1$ and the sum of the converted contents of the counter and the contents of the digital to analog enable register into the digital to analog enable register and repeat all steps beginning with resetting the counter.

5. (Amended) An analog to digital converter capable of self-calibration, comprising:

clock means for controllably providing an output;

counter means coupled to the clock means to provide a count of the clock means output;



conversion means coupled to the counter to provide a one's complement of the count in the counter means;

a digital to analog enable means coupled to the counter means providing control outputs representative of the count in the counter means;

a digital to analog converter coupled to the digital to analog enable means and responsive thereto;

means selectively coupled to the digital to analog converter, for storing a charge; and

means having a first input coupled to the means for storing a charge, a second input coupled to a reference and an output coupled to the clock means for comparing the charge to said reference, and controlling said clock means in response to said comparison.

6. Cancelled.



7. (Amended) The analog to digital converter of Claim 5 wherein the means for storing a charge is a capacitor.

8. (Amended) The analog to digital converter of Claim 5 further including:

means coupled to the counter means and to the digital to analog enable means for adding the count of the counter means and contents of the digital to analog enable means, and providing an output to the digital to analog enable means.

9. The analog to digital converter of Claim 7 further including means for temporarily storing the contents of the means for adding, coupled between the means for adding and the digital to analog enable means.

10. A method of calibrating a single slope analog to digital converter comprising a counter, a digital to analog converter and a capacitor and which is capable of providing an n binary output signal where n equals the maximum number of binary bits, comprising the steps of:

- (a) setting the digital to analog converter to 2^{n-1} ;
- (b) resetting the counter to a predetermined starting value;
- (c) establishing a zero potential on a capacitor;
- (d) simultaneously discharging the capacitor at a rate established by the digital to analog converter and starting the counter;
- (e) stopping the counter when the capacitor has reached a predetermined level of charge;
- (f) converting the contents of the counter to two's complement;



- (g) establishing a predetermined voltage potential on the capacitor;
- (h) simultaneously discharging the capacitor at a rate established by the digital to analog converter and starting the counter;
- (i) stopping the counter when the capacitor has discharged to the predetermined level of charge;
- (j) if the contents of the counter are not equal to 2^n-1 , replace the contents of the digital to analog converter with the sum of the present contents thereof and the contents of the counter and digital to analog enable register less 2^n-1 , and repeat steps (b) through (j).

11. (Amended) The method of Claim 9 wherein the capacitor is discharged to a negative voltage.

12. (Amended) A single slope A/D converter using a DAC for controllably discharging a capacitor, comprising:

- a comparator having a first and a second input and an output, the first input being coupled to the capacitor, the second input being coupled to a reference level;
- clock means having an output and an input coupled to the output of the comparator which inhibits the output from the clock means;
- a counter coupled to the output of the clock means;
- and
- means for controlling the DAC using counts in the counter and coupling the counter to the DAC.






FIG. 1







FIG 4



BUREAU
014
1981




5



INTERNATIONAL SEARCH REPORT

PCT/US80/01365

International Application No

I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) ³				
According to International Patent Classification (IPC) or to both National Classification and IPC				
INT. Cl. ³ Ho3K 13/20				
U.S. Cl. 340/347 CC				
II. FIELDS SEARCHED				
Minimum Documentation Searched ⁴				
Classification System	Classification Symbols			
U.S.	340/347CC 340/347NT 324/99D 324/130	340/347AD		
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched ⁵				
III. DOCUMENTS CONSIDERED TO BE RELEVANT ¹⁴				
Category [*]	Citation of Document, ¹⁶ with indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No. ¹⁸		
X	US, A, 3,737,891 Published 05 June 1973 Metcalf.	12		
X	US, A, 3,685,048 Published 15 August 1972 Pincus.	1-2		
A	US, A, 3,737,893 Published 05 June 1973 Belet.	1-2,5		
A	US.A 3,737,897 Published 05 June 1973 Cuthbekt	1-12		
A	US, A, 4,058,808 Published 15 November 1977	1-12		
<p>[*] Special categories of cited documents: ¹⁶</p> <table style="width: 100%;"> <tr> <td style="width: 50%;"> <p>"A" document defining the general state of the art</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document cited for special reason other than those referred to in the other categories</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> </td> <td style="width: 50%;"> <p>"P" document published prior to the international filing date but on or after the priority date claimed</p> <p>"T" later document published on or after the international filing date or priority date and not in conflict with the application, but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance</p> </td> </tr> </table>			<p>"A" document defining the general state of the art</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document cited for special reason other than those referred to in the other categories</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p>	<p>"P" document published prior to the international filing date but on or after the priority date claimed</p> <p>"T" later document published on or after the international filing date or priority date and not in conflict with the application, but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance</p>
<p>"A" document defining the general state of the art</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document cited for special reason other than those referred to in the other categories</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p>	<p>"P" document published prior to the international filing date but on or after the priority date claimed</p> <p>"T" later document published on or after the international filing date or priority date and not in conflict with the application, but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance</p>			
IV. CERTIFICATION				
Date of the Actual Completion of the International Search ²	Date of Mailing of this International Search Report ²			
17 FEB 1981	26 FEB 1981			
International Searching Authority ¹	Signature of Authorized Officer ²⁰			
ISA/US				

FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET

V. OBSERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE ¹⁰

This international search report has not been established in respect of certain claims under Article 17(2) (a) for the following reasons:

1. Claim numbers _____, because they relate to subject matter ¹² not required to be searched by this Authority, namely:

10-11

2. Claim numbers _____, because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out ¹³, specifically:

No clear meaning can be ascertained
from these claims.

VI. OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING ¹¹

This International Searching Authority found multiple inventions in this international application as follows:

1. As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims of the international application.
2. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims of the international application for which fees were paid, specifically claims:
3. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claim numbers:

Remark on Protest

- The additional search fees were accompanied by applicant's protest.
- No protest accompanied the payment of additional search fees.