



US00D766840S

(12) **United States Design Patent**
Greiser

(10) **Patent No.:** **US D766,840 S**

(45) **Date of Patent:** **** *Sep. 20, 2016**

(54) **HOUSING FOR ELECTRONIC CIRCUITRY**

(71) Applicant: **Beckhoff Automation GmbH, Verl**
(DE)

(72) Inventor: **Frank Greiser**, Rheda-Wiedenbrueck
(DE)

(73) Assignee: **BECKHOFF AUTOMATION GMBH,**
Verl (DE)

(*) Notice: This patent is subject to a terminal dis-
claimer.

(**) Term: **14 Years**

(21) Appl. No.: **29/515,928**

(22) Filed: **Jan. 28, 2015**

(30) **Foreign Application Priority Data**

Aug. 4, 2014 (EM) 002514224-0002

(51) **LOC (10) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/162**

(58) **Field of Classification Search**

USPC D13/110, 123, 158, 162, 162.1, 184;
D14/301, 302; 361/728, 729, 736
CPC .. G05B 19/00; G05B 19/04; G05B 19/0423;
H05K 7/14; H05K 7/1428; H05K 7/1464;
H05K 7/1465; H05K 7/1467; H05K 7/1468;
H05K 7/1469; H05K 7/1471; H05K 7/1474;
H05K 7/1481

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

D307,263 S * 4/1990 Ishida D13/162.1
D307,741 S * 5/1990 Gilbert D13/162
D309,446 S * 7/1990 Russell D13/162.1
D309,600 S * 7/1990 Backes D13/162.1
5,043,847 A * 8/1991 Deinhardt H05K 7/1469
361/725

D329,844 S * 9/1992 Ishida D13/162
5,253,140 A * 10/1993 Inoue H05K 7/1468
16/429
5,323,296 A * 6/1994 Gasser H05K 7/1468
361/736
D366,244 S * 1/1996 Kurokawa D13/162
D394,642 S * 5/1998 Bender D13/162
5,791,916 A * 8/1998 Schirbl H05K 7/1469
361/736
D402,965 S * 12/1998 Bender D13/162
6,008,985 A * 12/1999 Lake G05B 19/0423
361/679.32
6,104,616 A 8/2000 Benson et al.
6,172,875 B1 * 1/2001 Suzuki G06F 1/183
361/679.4
6,431,909 B1 * 8/2002 Nolden H01R 9/2608
361/735
6,456,495 B1 * 9/2002 Wieloch H05K 7/1468
312/215
6,519,159 B1 * 2/2003 Weinmeier H05K 7/209
361/688

(Continued)



Primary Examiner — Selina Sikder
(74) *Attorney, Agent, or Firm* — Dorsey & Whitney LLP

(57) **CLAIM**
The ornamental design for a housing for electronic circuitry,
as shown and described.

DESCRIPTION

FIG. 1 is an isometric view of a housing for electronic circuitry, presenting the top, front and left side.
FIG. 2 is an alternate isometric view of the housing for electronic circuitry as shown in FIG. 1, presenting the top, back and right side.
FIG. 3 is a top view of the housing for electronic circuitry as shown in FIG. 1.
FIG. 4 is a bottom view of the housing for electronic circuitry as shown in FIG. 1.
FIG. 5 is a back view of the housing for electronic circuitry as shown in FIG. 1.
FIG. 6 is a left side view of the housing for electronic circuitry as shown in FIG. 1; and,
FIG. 7 is a detail view of the housing for electronic circuitry, presenting portions of the back and right side as shown in FIG. 2.
The broken lines in the drawings show environmental structure and form no part of the claimed design.

1 Claim, 7 Drawing Sheets



(56)

References Cited

U.S. PATENT DOCUMENTS

D494,142	S *	8/2004	Schon	D13/162	D721,706	S *	1/2015	Rooyakkers	D13/110
D511,137	S *	11/2005	Tuomola	D13/110	9,055,688	B2	6/2015	Molnar et al.		
7,027,296	B2 *	4/2006	Bock	H05K 7/1481	D735,667	S *	8/2015	Mielnik	D13/123
					361/622	D743,350	S *	11/2015	Ringer	D13/162
D563,902	S *	3/2008	Radau	D13/162	2014/0118958	A1 *	5/2014	Hamada	H05K 7/1474
D692,397	S *	10/2013	Liu	D13/162.1						361/728
D693,776	S *	11/2013	Skowranek	D13/162	2015/0181758	A1 *	6/2015	Kang	H05K 7/20127
8,758,061	B2 *	6/2014	Mische	H05K 1/0263						361/690
					439/620.26	2015/0223362	A1 *	8/2015	Izumi	H05K 7/12
											361/709

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7