

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

**(19) World Intellectual Property Organization  
International Bureau**



**(43) International Publication Date  
13 July 2006 (13.07.2006)**

PCT

(10) International Publication Number  
**WO 2006/073735 A1**

**(51) International Patent Classification:**  
*G11C 5/06 (2006.01)*

**SO, Kenneth, K.** [CA/US]; 2613 Coronet Blvd., Belmont, CA 94002 (US).

**(21) International Application Number:** PCT/US2005/045564

(74) **Agents:** **GRAHAM, Andrew, C** et al.; ZAGORIN OBRIEN & GRAHAM LLP, 7600b N. Capital Of Texas Hwy., Suite 350, Austin, TX 78731-1191 (US).

**(22) International Filing Date:** 16 December 2005 (16.12.2005)

(81) **Designated States** (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

**(25) Filing Language:** English

(84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**(63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:**

US 11/026,470 (CON)  
Filed on 30 December 2004 (30.12.2004)

(71) **Applicant (for all designated States except US): MATRIX SEMICONDUCTOR, INC. [US/US]; 3230 Scott Boulevard, Santa Clara, CA 95054 (US).**


**(72) Inventors; and**

(75) **Inventors/Applicants (for US only): FASOLI, Luca, G. [IT/US]; 1229 Altissimo Place, San Jose, CA 95131 (US).**

**Published:**  
— *with international search report*

[Continued on next page]

**(54) Title: APPARATUS AND METHOD FOR HIERARCHICAL DECODING OF DENSE MEMORY ARRAYS USING MULTIPLE LEVELS OF MULTIPLE-HEADED DECODERS**



**(57) Abstract:** A memory array comprising array lines of first and second types coupled to memory cells includes a first hierarchical decoder circuit for decoding address information and selecting one or more array lines of the first type. The first hierarchical decoder circuit includes at least two hierarchical levels of multi-headed decoder circuits. The first hierarchical decoder circuit may include a first-level decoder circuit for decoding a plurality of address signal inputs and generating a plurality of first-level decoded outputs, a plurality of second-level multi-headed decoder circuits, each respective one coupled to a respective first-level decoded output, each for providing a respective plurality of second-level decoded outputs, and a plurality of third-level multi-headed decoder circuits, each respective one coupled to a respective second-level decoded output, each for providing a respective plurality of third-level decoded outputs coupled to the memory array.

WO 2006/073735 A1



---

- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

**APPARATUS AND METHOD FOR HIERARCHICAL DECODING OF DENSE MEMORY ARRAYS USING MULTIPLE LEVELS OF MULTIPLE-HEADED DECODERS****TECHNICAL FIELD**

The present invention relates to semiconductor integrated circuits containing memory arrays, and particularly those arrays incorporating array lines having extremely small pitch, and more particularly those having a three-dimensional memory array.

**BACKGROUND ART**

Recent developments in semiconductor processing technologies and memory cell technologies have continued to increase the density achieved in integrated circuit memory arrays. For example, certain passive element memory cell arrays may be fabricated having word lines approaching the minimum feature size (F) and minimum feature spacing for the particular word line interconnect. The method of claim

ct layer, and also having bit lines approaching the minimum feature width and minimum feature spacing for the particular bit line interconnect layer. Moreover, three-dimensional memory arrays having more than one plane or level of memory cells have been fabricated implementing such so-called  $4F^2$  memory cells on each memory plane. Exemplary three-dimensional memory arrays are described in U.S. Patent No. 6,034,882 to Johnson, et al., entitled "Vertically Stacked Field Programmable Nonvolatile Memory and Method of Fabrication."

A variety of other memory cell technologies and arrangements are also known. For example, NAND flash and NROM flash EEPROM memory arrays are known to achieve relatively small memory cells. Other small flash EEPROM cells are known which use hot electron programming, such as NROM and floating gate NOR flash memory arrays.

An extremely dense memory array may also be achieved using a NAND-style arrangement, which includes series-connected NAND strings of memory cell devices. Each NAND string of memory cells may include a first block select device which couples one end of the NAND string to a global array line, a plurality of series-connected memory cells, and a second block select device which couples the other end of the NAND string to a bias node associated with the string. A memory array may include a number of memory blocks, with each block including a plurality of NAND strings which share the same word lines. Two block select signals for the block are typically routed to each NAND string of the block.

A basic NAND string is a very efficient structure, capable of achieving a  $4F^2$  layout for the incremental transistor memory cell. Density is also improved because the block select lines may be routed in continuous polysilicon stripes across the array block, just like the word lines, without any provision being otherwise required for contacting a block select signal line to some but not all of the block select transistors formed in the NAND strings.

**DISCLOSURE OF INVENTION**

The area required for implementing decoder circuits for word lines and bit lines has not easily achieved such dramatic reductions as the cell size. Consequently, interfacing the word line decoders and bit line decoders to such tightly spaced word lines and bit lines within such very dense arrays has become extremely difficult, and potentially 5 limits the density of memory arrays otherwise achievable. This is particularly true for decoder structures capable of interfacing with large numbers of array lines having a very small pitch, and particularly if such array lines exist on more than one layer within the memory array, as in a three-dimensional memory array having more than one plane of memory cells.

Such three-dimensional (3D) memories can be extremely dense. Density is achieved by both reduction of the cell 10 memory size (e.g., both a cross-point diode array and a NAND-string memory array can have a memory cell size of  $4F^2$ ) and also by stacking multiple planes of cells, which further reduces the effective cell size by  $1/N$ , where  $N$  is the number of memory planes. These very dense 3D structures pose unique problems in building the memory array support circuitry, and particularly the decoding circuitry.

A multi-headed decoder circuit may be used as a final decoder stage in a larger decoder circuit to achieve a net 15 reduction in the number of array lines (e.g., word lines or bit lines) to be decoded by a factor  $2^*M*N$ , where  $M$  is usually 4 and  $N$  is the number of layers of array lines, and the factor of 2 is achieved by driving the array lines alternatively from opposite sides of the array (or top and bottom of the array). These decoded lines, even if reduced in number by a factor of  $M*N$  compared to the actual number of array lines, may still be extremely dense. For 20 example, in a  $0.13\mu\text{m}$  process technology used to fabricate a three-dimensional memory array having 4-layers of bit lines, there are 32 bit lines in a lateral distance of only  $2.08\mu\text{m}$  (8 bit lines having a pitch of  $0.26\mu\text{m}$  stacked on each of 4 bit line layers). Using a 16-headed decoder (e.g., on opposite sides of the array), we can reduce the problem of decoding 1 out of 32 bit lines every  $2.08\mu\text{m}$ , into the problem of decoding 1 "intermediate" line every  $2.08\mu\text{m}$ .

While quite an improvement, it is sometimes required that such decoded intermediate line not only be decoded but 25 also driven to voltages above the power supply potential, at least for certain modes of operation, such as programming mode. The area demands of level shifting decoder output stages can make interfacing with such tightly pitched high-voltage decoded intermediate lines exceedingly difficult.

The present invention provides an improved decoder structure including at least two hierarchical levels of multi-headed decoder circuits to decode address information and select one or more array lines of a first type. Any desired 30 voltage level shifting may be removed even further from the pitch demands of the actual array lines exiting the memory array.

Such decoder structures may be advantageously used for decoding word lines and/or bit lines in many different types and configurations of memory arrays, including both cross-point arrays of passive element memory cells, such as anti-fuse memory cells, and NAND string memory arrays, and particularly for memory arrays having more than one memory plane.

- 3 -

For some types of memory arrays, the decoded array line drivers are disposed outside the array and drive array lines into the array. By using hierarchical decoders in accordance with the present invention, only a small final driver is required outside the array. The global control circuitry can fit under the array because fewer signal lines are needed for the interface. This effectively increases the array efficiency.

5 For some types of block based memory array architectures, such as a three-dimensional NAND string memory array, using hierarchical decoders in accordance with the present invention allows a reduction of the total number of complex level shifters and a simpler decoding structure overall.

As described below, hierarchical decoders in accordance with the present invention include a multi-headed decoder circuit to select one or more of a first group of decoded lines, which are then used to drive another multi-headed 10 decoder circuit to select one or more of a second group of decoded lines, such as actual array lines of the memory array. Such hierarchical decoders may be thought of, at least for some embodiments, as using multi-headed decoder circuits to decode and generate high voltage signals on decoded lines driving other multi-headed decoder structures in a 3D memory array.

15 In a traditional implementation, decoding and level shifting a single signal line would require more than 8 transistors for every line. By using hierarchical decoding in accordance with the present invention the number of required transistors may be reduced to 3 transistors for every line, plus some common level shifters (which may be implemented “off-pitch”).

20 The invention in several aspects is suitable for integrated circuits having a memory array, for methods for operating such integrated circuits and memory arrays, and for computer readable media encodings of such integrated circuits or memory arrays, all as described herein in greater detail and as set forth in the appended claims.

The foregoing is a summary and thus contains, by necessity, simplifications, generalizations and omissions of detail. Consequently, those skilled in the art will appreciate that the foregoing summary is illustrative only and that it is not intended to be in any way limiting of the invention. Other aspects, inventive features, and advantages of the present invention, as defined solely by the claims, may be apparent from the detailed description set forth below.

25 **BRIEF DESCRIPTION OF THE DRAWINGS**

The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.

Fig. 1 is a block diagram of a hierarchical decoder circuit in accordance with some embodiments of the present invention.

30 Fig. 2 is a block diagram depicting an exemplary integrated circuit including a three-dimensional memory array (shown architected in an upper memory stripe and a lower memory stripe) and which integrated circuit includes a pair of hierarchical decoders on opposite sides of the array stripes for decoding word lines, and a pair of hierarchical decoders on both top and bottom of each array stripe for decoding bit lines.

- 4 -

Fig. 3 is a diagram representing a portion of exemplary bit line decoding circuitry for the integrated circuit shown in Fig. 2.

Fig. 4 is an electrical schematic diagram of a column decoder circuit useful for the decoding circuitry shown in Fig. 3.

5 Fig. 5 is a diagram representing an exemplary physical layout arrangement of the decoding circuitry shown in Fig. 3.

Fig. 6 is a combined schematic/block diagram representing a portion of exemplary word line decoding circuitry for the integrated circuit shown in Fig. 2.

Fig. 7 is a diagram representing an exemplary multi-headed decoder circuit useful for the word line decoding circuitry shown in Fig. 6.

10 Fig. 8 is a diagram representing an exemplary physical layout arrangement of the multi-headed decoder circuit shown in Fig. 7 within the word line decoding circuitry shown in Fig. 6.

Fig. 9 is a block diagram depicting an exemplary physical layout arrangement of a hierarchical multi-headed word line decoder circuit for a three-dimensional NAND string memory array, in accordance with some embodiments of the present invention.

15 Fig. 10 is a block diagram depicting an exemplary structure and physical layout arrangement of the word line decoder circuit shown in Fig. 9, including related decoder circuits and bias circuits.

Fig. 11 is a block diagram depicting an exemplary structure and physical layout arrangement of a portion of the circuit shown in Fig. 10, and particularly highlights a useful configuration for two adjacent 32-headed decoder circuits.

20 The use of the same reference symbols in different drawings indicates similar or identical items.

#### MODE(S) FOR CARRYING OUT THE INVENTION

An exemplary hierarchical decoder incorporating at least two hierarchical multi-headed decoder circuits is shown in Fig. 1, which shows a hierarchical multi-level multi-headed decoder circuit 100. A first-level decoder circuit 102 generates a plurality of first-level decoded outputs 103, which are further decoded by a second-level decoding block 25 104. Each of these first-level decoded outputs 103 drives a respective second-level multi-headed decoder circuit 110. Each of these second-level multi-headed decoder circuits 110 includes a plurality of decoder "heads," each of which drives a respective one of a plurality of second-level decoded outputs 105, which are further decoded by a third-level decoding block 106. Each of these second-level decoded outputs 105 drives a respective third-level multi-headed decoder circuit 130. Each of these third-level multi-headed decoder circuits 130 includes a plurality of 30 decoder heads, each of which drives a respective one of a plurality of third-level decoded outputs 107. The third-level decoded outputs 107 may represent individual array lines of a memory array (e.g., word lines, bit lines), or may be indirectly coupled to such array lines of the memory array.

In the first-level decoder circuit 102, each of the first-level decoded outputs is generated by decoding a portion of the row or column address appropriate for the decoder circuit 100. In the exemplary embodiment shown, each of these first-level decoded outputs may also be level shifted, at least for certain modes of operation, by a respective level shifter 108, the motivation of which is described below in the context of several exemplary embodiments.

5 The plurality of second-level multi-headed decoder circuits 110 are also responsive to a first plurality of bias circuits 120, 121 each respectively for generating one or more bias lines of a first type associated with a respective one of the decoder heads within the second-level multi-headed decoder circuit 110. In some embodiments, a second plurality of bias circuits (not shown) may also be utilized, each respectively for generating one or more bias lines of a second type associated with a respective one of the decoder heads within the second-level multi-headed decoder 10 circuit 110. In some embodiments, such second type of bias lines may be shared, and implemented as one or more bias lines shared by all decoder heads within the second-level multi-headed decoder circuit 110. Each of the bias circuits 120, 121 is responsive to at least a portion of the address information, and may be further responsive to other control signals, such as mode of operation control signals. In the exemplary embodiment shown, each of these bias circuits generates level shifted output levels on its respective bias lines, at least for certain modes of operation, and 15 which outputs, as shown, may be complementary outputs. The bias lines driven by bias circuits 120, 121 are coupled to a corresponding decoder head in each second-level multi-headed decoder circuit 110.

The plurality of third-level multi-headed decoder circuits 130 are also responsive to a first plurality of bias circuits (depicted within a first bias control circuit 134), each respectively for generating one or more bias lines of a first type associated with a respective one of the decoder heads within the third-level multi-headed decoder circuit 130. 20 In some embodiments, a second plurality of bias circuits may also be utilized (depicted within a second bias control circuit 136), each respectively for generating one or more bias lines of a second type associated with a respective one of the decoder heads within the second-level multi-headed decoder circuit 130. In some embodiments, such second type of bias lines may be shared, and implemented as one or more bias lines shared by all decoder heads within the third-level multi-headed decoder circuit 130. As before, each of these bias circuits is responsive to at 25 least a portion of the address information, and may be further responsive to other control signals, such as mode of operation control signals. In exemplary embodiments described herein, these bias circuits may generate level shifted output levels on one or more of its respective bias lines, at least for certain modes of operation.

Having introduced this exemplary embodiment, additional description is presented below in the context of several additional embodiments utilizing a hierarchical decoder in accordance with the present invention.

30 Fig. 2 is a block diagram of an exemplary memory array 300. Two row decoders 302, 304 generate row select lines for the array, which each traverse across the array 300, as will be described herein. The word line driver circuits (not shown) are spatially distributed beneath the memory array and make connection to the word lines by way of vertical connections (one of which is labeled 310) on alternating sides of individual memory array blocks (two which are labeled 306, 308). The memory array is divided into two “stripes” 318, 320 by three column decoder and 35 bit line circuit blocks 312, 314, 316, respectively at the top, middle, and bottom of the array. The bit lines within each stripe are also 2:1 interleaved to relax the pitch requirements of the column related circuitry. As an example,

bit line 322 is associated with (i.e., driven and sensed by) the upper column circuit block 312, while bit line 324 is associated with the middle column circuits block 314.

In an exemplary embodiment, the memory array 300 is a three-dimensional memory array of passive element memory cells formed on each of four memory planes. Such memory cells preferably are antifuse cells. Each logical 5 word line is connected to a word line segment on each of four word line layers (each associated with a respective memory plane). Other useful details of such an array 300, including exemplary memory cell technology and configurations, exemplary voltage conditions for reading and writing the array memory cells, exemplary power grid routing, exemplary distributed bias line discharge circuits, and exemplary bias circuit configurations for word line driver circuits, are further described in "Word Line Arrangement Having Multi-Layer Word Line Segments for 10 Three-Dimensional Memory Array" by Roy E. Scheuerlein, U. S. Patent Application Publication No. 2004-0190360 A1 (now U. S. Patent No 6,879,505), which application is hereby incorporated by reference in its entirety.

#### Exemplary Configuration A (Column Decoder)

Each stripe of the memory array 300 is divided into a large number of blocks, such as block 308. In the exemplary embodiment depicted, each block includes 288 bit lines on each of four bit line layers for the respective four 15 memory planes, thus totaling 1,152 bit lines per block. These bit lines are 2:1 interleaved, so that each of the column decoders at the top and bottom of an array block interfaces to 576 bit lines.

Referring now to Fig. 3, a block diagram is shown depicting a portion 350 of the column decoder arrangement for 16 blocks. For clarity, the column decoder at the top of these 16 blocks is shown (e.g., within column decoder 312 for array stripe 318), but it should be understood that the column decoder at the bottom of these 16 blocks (e.g., 20 within column decoder 314, or column decoder 316 for array stripe 320) would preferably be symmetrically identical. At the top of the memory blocks, each block contains thirty-six 16-headed column decoders which select a total of 16 bit lines which are coupled respectively to 16 horizontal bus lines, which are then coupled respectively to 25 16 sense amplifiers. For example, in memory BLOCK 1, thirty-six column select lines XCSEL are generated by column decoder 352, two of which are labeled 354 and 358. These XCSEL lines are active-low, and represent second-level decoded outputs of a hierarchical decoder, as described below.

The thirty-six 16-headed column decoder circuits represent a plurality of third-level multi-headed decoder circuits, two of which are labeled 356 and 360. When XCSEL signal 354 is selected (e.g., driven low), each of the sixteen 30 decoder heads within the multi-headed decoder circuit 356 (for convenience, each of the "decoder heads 356") couples an associated bit line to a respective one of a group of sixteen bus lines I/O[0], I/O[1], ... I/O[15]. For example, one such decoder head couples an associated bit line 362 to its associated bus line I/O[12] by way of a P-channel transistor 364. Alternatively, when the XCSEL line 354 is not selected, this head couples its associated bit line 362 to a common unselected bias line 368 associated with BLOCK 1 by way of an N-channel transistor 366.

The sixteen selected bit lines are preferably arranged as four adjacent bit lines which exit the array at the top (or the bottom for the other decoder), on each of four bit line layers. The resultant pitch of each XCSEL line is therefore 35 the pitch of eight bit lines within the memory block (because of the 2:1 interleaving). For an exemplary 0.13 $\mu$ m process technology, the XCSEL pitch is therefore 2.08 $\mu$ m. The I/O[xx] bus lines may be grouped into four groups,

as is depicted, which may be advantageous to facilitate independent bias conditions for bit lines on each bit line layer, particular during programming if not all of the sixteen “selected” bit lines are actually simultaneously programmed.

The sixteen I/O lines traverse horizontally across all sixteen blocks. Each is coupled to a respective one of sixteen 5 sense amplifier circuits which are distributed among the sixteen blocks as shown. For example, a first sense amplifier 370 is disposed within BLOCK 0 and is coupled to bus line I/O[0], a second sense amplifier 372 is disposed within BLOCK 1 and is coupled to bus line I/O[1], and a sixteenth sense amplifier 374 is disposed within BLOCK 15 and is coupled to bus line I/O[15]. Each of the sixteen I/O lines may also be coupled to an associated bias circuit, which may be used during programming mode of operation to properly bias those bit lines to be 10 programmed and those bit lines not to be programmed within the “selected” 16 bit lines. These bias circuits may be disabled and caused to exhibit a high output impedance during a read mode of operation when the selected bit lines are coupled to respective sense amplifiers.

These sixteen blocks may also be called a “bay.” The memory array 300 may include one or more than one bays, and in some embodiments includes 4 bays within each array stripe. Contemplating the column decoder shown in 15 15 in addition to another identical column decoder for the bit lines exiting at the bottom of the array, in every group of 16 blocks (i.e., a bay) there are 32 sense amplifiers which connect to 32 selected bit lines. All the select bit lines are within one of the sixteen blocks, and no other bit lines are selected within the bay. As described below, the sense amplifiers may be conveniently implemented beneath the memory array block, whereas the bus lines I/O[xx], the sixteen-headed column select decoders (such as 360), and a small portion of the column decoders 352 are preferably 20 implemented outside the array block.

Referring now to Fig. 4, an exemplary embodiment is shown for each of the column decoders 352. Each of the thirty-six second-level decoded outputs XCSEL is generated by a respective one of a group of thirty-six decoder heads, which may be viewed (within this block) as being arranged as nine 4-headed decoders coupled respectively to 25 nine global column select lines CSG[0] through CSG[8]. These global column select lines CSG[xx] represent first level decoded outputs from a first level decoder 410, and are shared by all 16 blocks within the bay. In the figure, these thirty-six decoder heads are depicted as four groups of nine decoder heads, which represents a desired physical placement of such circuits, as described in the next figure below.

Four bias circuits are provided, one for each of the four heads within each multi-headed decoder circuit. Two of the 30 bias circuits are shown, labeled 414 and 416. For example, bias circuit 416 includes a decoder portion 418 and a level shifter 417. The decoder portion 418 is responsive to appropriate column address signals CAD for selecting one of the four bias circuits within the block, and is also responsive to one or more block enable signals which may be common to all four bias circuits within the block. The level shifter 417 is used to variously shift the voltage levels of its output signals in accordance with certain operating modes, such as reading or programming.

The first-level decoder 410 generates nine global column select lines, each being generated by a decoder portion 412 35 followed by a level shifter 411. Each decoder portion 412 is responsive to certain column address signals CAD, a control signal BAYE associated with the particular bay within which this block is disposed, and other control signals

(e.g., PCHGCOL) to select one output thereof, which is level-shifted by the associated level shifter 411 to generate the selected global column select line, which is active high.

As may be appreciated, a particular XCSEL driver is responsive to one of the nine global column address signals CSG[xx], is responsive to one of the four bias circuits, and also responsive to yet another bias line, in this case a power supply bus line conveying a column decoder voltage VCDEC. For example, driver head 400 is responsive to CSG[0] and complementary bias nodes CQHV[3] and XCQHV[3] (and VCDEC), and generates XCSEL[27]. If CSG[0] is selected and therefore high, and CQHV[3] is selected and therefore low, then N-channel transistor 406 is conductive and drives XCSEL[27] low. P-channel transistor 404 remains off, as XCQHV[3] is high. Otherwise, one or both of P-channel transistors 402 and 404 is on, and pulls XCSEL[27] high to the VCDEC potential. For example, if the bias circuit 416 is unselected, then transistor 404 pulls XCSEL[27] high to the VCDEC potential, irrespective of the state of CSG[0]. Conversely, if CSG[0] is unselected and therefore low, then transistor 402 pulls XCSEL[27] high to the VCDEC potential, irrespective of the state of CQHV[3] and XCQHV[3]. Consequently, only one XCSEL line is selected and driven to the low level generated by one of the bias circuits, and the remaining thirty-five XCSEL lines are driven to the VCDEC level.

15 Each of the level shifters 411 associated with the global column select lines CSG[xx], and each of the level shifters 417 within each bias circuit 414, ... 416, serve to level shift their respective outputs to the VCDEC level which is also conveyed to each XCSEL decoder head, thus ensuring that the P-channel devices within each head may be effectively turned off when unselected.

20 As described below, first-level decoder 410 and the bias circuits 414, 418 may be implemented beneath the memory array block (more exactly, within the lateral extent of the memory array block), and only the XCSEL driver heads (e.g., 3-transistor driver head 400) are disposed outside the array block, thus improving the array efficiency.

25 Referring now to Fig. 5, an exemplary physical layout arrangement is depicted for the column decoder circuits described above for the 16 blocks within a bay. Given the description set forth above, such figure is believed to be self-explanatory, but a few salient points may be warranted. Four bias circuits are shown within each block. The complementary outputs each bias circuit traverse horizontally across, and serve decoder heads within, a respective one-fourth of the block. In contrast, the nine global column select lines CSG traverse across all 16 blocks, and serve decoder heads in all 16 blocks. The 16-headed column selectors (i.e., decoder heads 356 in Fig. 3) and the three-transistor XCSEL decoder heads 400 are shown implemented outside the array, while the bias circuits and the global column select line decoders are shown implemented beneath the array.

30 **Exemplary Configuration B (Row Decoder)**

Referring back to the exemplary array 300 shown in Fig. 2, each block (such as block 308) includes 4,096 addressable word lines, each including a word line segment on each of four word line layers, vertically connected together and to a word line driver disposed beneath the array blocks. In preferred embodiments, additional word lines are included to support testing and redundancy, which adds, for example, 88 additional word lines per block, 35 for a total of 4,184 word lines. These word lines are 2:1 interleaved, so that the word line decoding circuitry must interface to 2,092 word line connections (e.g., vertical connection 310) between each memory block.

Every memory array block is associated with a respective plurality of 4-headed decoders on each side of the block. An individual 4-headed decoder on the left side of the block and a corresponding 4-headed decoder on the right side of the block are both responsive to a single decoded line from a common row select decoder, and together decode 1 out of 8 word lines within the block.

5 Referring now to Fig. 6, a block diagram is shown which represents an exemplary embodiment of a hierarchical, multi-level, multi-headed word line decoder circuit arrangement 500, which is intended to convey both certain circuit details and certain layout relationships of the various constituent blocks shown. Three memory blocks 502, 504, 506 each include 4184 word lines. A four-headed word line driver 508 is shown to the left of block 504, and drives four word lines exiting memory block 504 to the left, while another four-headed word line driver 510 is  
10 shown to the right of block 504, and drives four word lines exiting memory block 504 to the right. The word lines are 2:1 interleaved so that adjacent ones exit the block on opposite sides thereof. Both four-headed word line drivers 508 and 510 are responsive to a single row select line RSEL[0] to decode and select 1 of 8 word lines in block 504.

15 As shown, the four word lines associated with the four-headed word line driver 508 are common to two adjacent memory blocks 502, 504. In other words, a given four-headed word line driver decodes and drives four word lines in each of two adjacent blocks. As implied by the figure, these adjacent blocks may be viewed as being respectively to the left and to the right of the associated word line drivers. However, in preferred embodiments such four-headed word line drivers are disposed substantially beneath the array blocks, and only the vertical connections to the word lines made between the blocks.

20 Each four-headed word line driver is responsive to an associated group of four “selected” bias lines and one unselected bias lines, all generated from an associated bias circuit. For example, the four-headed word line driver 510, as well as the additional word line driver circuits associated with word lines in both blocks 504 and 506, all share a group of four selected bias lines XSEL<0>, XSEL<1>, ... XSEL<3>, and a common unselected bias line UXL generated by row bias circuit 514. Likewise, the four-headed word line driver 508, as well as the additional word line driver circuits associated with word lines in both blocks 502 and 504, all share a respective group of four  
25 selected bias lines XSEL<0>, XSEL<1>, ... XSEL<3>, and a respective unselected bias line UXL generated by row bias circuit 512. Both row bias circuits 512, 514 are enabled by a BLKE[i] signal 516 when block 504 (also labeled BLK<i>) is selected. Each row bias circuit is also responsive to a two-bit portion of a row address RAD[2:1] to select which of the four heads is selected, responsive to a FLOAT signal for floating the selected and/or unselected bias lines during certain operation modes, and a VUX input conveying the voltage to which the UXL line, during  
30 certain modes of operation, is driven.

35 A complementary group of four selected bias lines SEL<0>, SEL<1>, ... SEL<3> are also shown, the selected one is which is driven high. Such lines, if implemented, may be used to accomplish a distributed grounding path through the selected memory block to better provide a robust local ground potential for the selected word line drivers. Such a distributed grounding circuit is described further in “Word Line Arrangement Having Multi-Layer Word Line Segments for Three-Dimensional Memory Array” by Roy E. Scheuerlein, U. S. Application No. 10/403,844 filed March 31, 2003, now published as U. S. Patent Application Publication No. 2004-0190360 A1 (now U. S. Patent No. 6,879,505), which application is hereby incorporated by reference in its entirety.

As shown, each word line driver includes a P-channel transistor (e.g., transistor 509) which couples its associated word line to the shared unselected bias line UXL associated therewith when the RSEL line is unselected (i.e., low), and further includes an N-channel transistor (e.g., transistor 511) which couples its associated word line to the associated one of the group of selected bias lines XSEL<0>, XSEL<1>, ... XSEL<3> associated therewith when the RSEL line is selected (i.e., high). One of these selected bias lines is decoded and driven to a low level by the row bias circuit (assuming the associated memory block is selected), and the other three selected bias lines are driven with a voltage suitable for an unselected word line. Consequently, a single selected RSEL line drives one word line low in the selected memory block, and drives the other seven word lines in the selected block to an unselected bias level, albeit by way of a “selected” bias node for the multi-headed drivers. In other non-selected memory blocks, all four selected bias nodes are driven to an unselected bias level so that no word lines are selected by the active RSEL line.

The row select line RSEL[0] traverses across all the memory blocks in the entire memory stripe, and drives a respective four-headed word line driver located “between” each pair of blocks of the stripe (as well as two more, each respectively located “outside” the first and last blocks). A total of 512 such RSEL lines are likewise routed across the array and similarly coupled to respective plurality of four-headed word line drivers. Eleven additional RSEL lines are provided for the 88 test and redundant word lines, for a total of 523 RSEL lines (also known as “global row lines” and “global word lines”). Additional details of exemplary circuits, operation, bias conditions, float conditions, modes of operation including read and program modes, and the like, are further described in “Word Line Arrangement Having Multi-Layer Word Line Segments for Three-Dimensional Memory Array” by Roy E. Scheuerlein, U. S. Patent Application Publication No. 2004-0190360 A1 (U. S. Patent No. 6,879,505), already referenced above.

To speed up the selection time of a global row line, these RSEL lines are driven at both ends thereof by two hierarchical row select decoders 520, 522 (also known as “global row decoders 520, 522”), each respectively located outside the array at left and right sides of the array stripe. By using a hierarchical decoder structure the size of the global row decoder 520 is reduced, thus improving the array efficiency. In addition, a reverse decoding mode may be conveniently provided for improved testing capability, as further described in U. S. Application No. 11/026,493 filed December 30, 2004 entitled “Dual-Mode Decoder Circuit, Integrated Circuit Memory Array Incorporating Same, and Related Methods of Operation” by Kenneth K. So, Luca G. Fasoli, and Roy E. Scheuerlein, which application is incorporated herein by reference in its entirety.

Referring now to Fig. 7, an exemplary embodiment of a portion of the global row decoders 520, 522 is depicted, which includes a four-headed decoder 552 for driving four global row lines, shown here labeled as RSEL[0], RSEL[1], RSEL[2], and RSEL[3]. This four-headed decoder 552 may be viewed as a second-level multi-headed decoder circuit and is responsive to a first-level decoded output 556 (and its complementary output 557) from a first-level decoder 554. (Actually, the first-level decoder 554 properly includes other portions not shown here, such as circuitry for generating a group of pre-decoded lines 573, described below.) A NAND gate 572 receives a unique combination of four of the fourteen pre-decoded lines 573 to decode an active-low output which is then level-shifted by level shifter 571 to generate the complementary first-level decoded outputs 556, 557. The NAND gate 572 and level-shifter 571 are repeated (obviously with different unique combinations of the pre-decoded lines) to generate a

respective first-level output for every four global row lines RSEL. The four-headed decoder 552, as well as the first-level decoder “slice” which includes a single NAND gate 572 and level-shifter 571 may be viewed as together forming a row decoder cell RD\_ROWDEC\_4X, which is used repeatedly to implement the full global row line decoder, as described below.

5 The four-headed decoder 552 is associated with four “selected” bias lines RDECB[3:0]. The rationale for such a name is because a given decoder head couples its output to a “selected” bias line if the input to the decoder head is selected (i.e., driven to an active level). However, by no means does this imply that all four of the heads shown drive their respective outputs to a level that is reflective of the *output* being selected, because typically only one of the selected bias lines is actually biased in a condition suitable for a *selected* output, and the remaining three selected  
10 bias lines are biased in a condition suitable for an *unselected* output. The decoder heads shown include three transistors, including N-channel transistor 562 and P-channel transistor 563 which together form a circuit for coupling the decoder head output node to an associated one of a first group of bias lines, in this case the group of four bias lines RDECB[3:0]. In the one four-headed decoder 552 that is selected at any one time (i.e., whose input nodes 556 and 557 are respectively low and high) both of these transistors are on in each of the four decoder heads,  
15 and each head drives its output to whatever bias level is conveyed on the associated selected bias line to which the head is coupled, since the transistors 562, 563 form a full transfer gate.

Conversely, if the input node for the multi-headed decoder is inactive or unselected, then all such heads drive their respective outputs to an associated “unselected” bias line. For many useful embodiments, such unselected bias lines may be combined into a single bias line shared by all heads of the multi-headed decoder. Such is the case here, with  
20 the additional twist that the unselected bias line is actually tied to ground since this potential is appropriate unselected global row lines for all operating modes. In a more general view, however, the decoder heads shown include an N-channel transistor 564 which may be viewed as forming a circuit for coupling the decoder head output node to an associated one of a second group of bias lines, in this case a group of only one shared bias line, which is a ground line. In the four-headed decoders 552 that are unselected (i.e., whose input nodes 556 and 557 are  
25 respectively high and low) the respective transistor 564 in each of the four decoder heads is turned on, and each head drives its output to whatever bias level is conveyed on the associated unselected bias line to which the head is coupled, here a ground potential.

Referring now to Fig. 8, a higher-level view of global row decoder 520 is shown. This view also corresponds to the upper half of row decoder 302 shown in Fig. 2. Multiple instantiations of the RD\_ROWDEC\_4X cell are  
30 implemented to generate all the necessary global row lines. A pre-decoder 582 (also labeled as a “Stage 1 Decoder”) is shown which generates the pre-decoded lines 573 described above. Also shown in a Stage 2 Decoder and Comparator 584, which generates the four selected bias lines 558, 559, 560, 561 for the four-headed decoder 552 during normal read and programming operations. However, during certain test modes, such selected bias lines function as match lines in a reverse decoding mode for comparing the selected global row line driven by the other of  
35 the two global row decoders. Details of such operation, and other details of the Stage 2 Decoder and Comparator 584 are described in the aforementioned “Dual-Mode Decoder Circuit, Integrated Circuit Memory Array Incorporating Same, and Related Methods of Operation” by Kenneth K. So, Luca G. Fasoli, and Roy E. Scheuerlein.

Exemplary bias conditions during programming for the cross-point array 300 are as follows: selected bit lines are driven to approximately 10 volts; unselected word lines are driven to approximately 9 volts; unselected bit lines are driven to approximately 1 volt, and selected word lines are driven to ground or near ground. This corresponds to a programming voltage of 10 volts. During a read mode of operation, the read voltage is approximately 2 volts.

5 Additional description of suitable bias conditions and circuits for similar memory arrays may be found in "Multi-Headed Decoder Structure Utilizing Memory Array Line Driver with Dual Purpose Driver Device" by Roy E. Scheuerlein and Matthew P. Crowley, U. S. Patent Application Publication No. US 2003-0128581 A1 (now U. S. Patent No. 6,856,572), which application is hereby incorporated by reference in its entirety; in "Method and Apparatus for Biasing Selected and Unselected Array Lines When Writing a Memory Array" by Roy E.

10 Scheuerlein, U. S. Patent No. 6,618,295, which is hereby incorporated by reference in its entirety; and in "Three-Dimensional Memory Array Incorporating Serial Chain Diode Stack" by Kleveland, et al, U. S. Patent No. 6,631,085, which is hereby incorporated by reference in its entirety.

#### **Exemplary Configuration C (Row Decoder)**

Another exemplary embodiment of a hierarchical multi-level multi-headed decoder circuit is introduced in the context of a word line decoder for a three-dimensional read/write memory array incorporating NAND strings. Referring now to Fig. 9, a block diagram depicts three memory array block 602, 604, 606. One word line decoder 608 includes a hierarchical decoder 610 whose decoded outputs drive a multi-headed inbound word line decoder 612 and a multi-headed outbound word line decoder 614. The hierarchical decoder 610 is conveniently implemented beneath the memory array block 604 (which is thus thought of as a row block), while the inbound word line decoder 20 612 and outbound word line decoder 614 are implemented outside the array block (i.e., between array blocks 604 and 606). Similarly, another word line decoder includes a hierarchical decoder 620, a multi-headed inbound word line decoder 622, and a multi-headed outbound word line decoder 624. Word lines within the array block 604 are 2:1 interleaved, half being driven by the multi-headed inbound word line decoder 612, and the remaining half being driven by the multi-headed inbound word line decoder 622.

25 The multi-headed outbound word line decoder 614 drives half of the word lines within array block 606 (the other half being driven by another outbound word line decoder not shown). No word line related circuitry is implemented beneath the array block 606, which area may instead be used for column support circuitry, and block 606 is thus thought of as a column block. This allows the row and column decoder circuits to be arranged in a checkerboard fashion, as is described in greater detail in U. S. Patent 6,567,287 to Roy E. Scheuerlein, entitled "Memory Device with Row and Column Decoder Circuits Arranged in a Checkerboard Pattern under a Plurality of Memory Arrays," the disclosure of which is hereby incorporated by reference.

Referring now to Fig. 10, a more detailed representation of the word line decoder 608 is shown. The hierarchical decoder 610 generates a plurality of second-level decoded outputs XRS0, XRS1, ... XRS(N), each of which drives a respective third-level 32-headed decoder circuit 654 for driving 32 word lines in an inbound direction, and further drives another respective third-level 32-headed decoder circuit 656 for driving 32 word lines in an outbound direction. In each of the inbound and outbound directions, the thirty-two word lines are preferably disposed as eight word lines on each of four word line layers of the memory array. The plurality of 32-headed decoder circuits 656

collectively forming the multi-headed outbound word line decoder 614 are associated with a bias generator circuit 658, which preferably generates thirty-two “selected” bias lines 660, and eight “unselected” bias lines 662. This allows the selected and unselected bias conditions for word lines on each word line layer to be easily controlled independently. Another similar bias generator circuit 659 is also associated with the plurality of 32-headed decoder 5 circuits 654 collectively forming the multi-headed inbound word line decoder 612. As described below, adjacent pairs of the 32-headed decoder circuits (e.g., 656, 657) preferably are arranged so that the eight word lines (on each of four layers) associated with one such decoder (e.g., 656) overlay the eight word lines (on each of four layers) associated with the other such decoder (e.g., 657).

Each of the second-level decoded output XRS[xx] lines is generated by a three-transistor decoder head 652 which is 10 responsive to a complementary pair of level-shifted Block Enable signals received from a level-shifter 650, and further responsive to one of two “selected” bias lines XR0 and XR1. The “unselected” bias line for the decoder heads 652 is a shared bias line, in this case a decoder power supply line (which may convey different voltages depending upon the operating mode). The various Block Enable signals would be generated based upon decoding 15 various row addresses, which may be viewed therefore as a first-level decoder circuit having a plurality of first-level decoded outputs (i.e., the complementary level-shifted block enable signals). Each of these decoded outputs then drives a second-level 2-headed decoder circuit, each head 652 of which drives a respective one of a plurality of second-level decoded outputs (i.e., XRS[xx]). Lastly, each of these second-level decoded outputs then drives a third-level 64-headed decoder circuit (i.e., the 32-headed decoder circuit 654 and the 32-headed decoder circuit 656), each head of which drives a respective third level decoded output (i.e., an individual word line of the array). 20 Preferably the decoder heads with the 32-headed decoder circuit 654, 656 are two-transistor word line drivers including a P-channel transistor coupling the respective word line to its associated selected bias line, and an N-channel transistor coupling the respective word line to its associated unselected bias line, both gated by the XRS[xx] signal.

In the exemplary embodiment shown, each NAND string includes a first select device coupling the NAND string to 25 a global bit line, sixteen memory cell devices, and a second select device coupling the NAND string to a common source node or bias node. Thus, each NAND string requires 16 word lines and 2 select lines. In an erase mode of operation, all memory cells in each NAND string of a group of NAND strings sharing word lines are erased simultaneously. This group of memory cells defines an erase block. The Block Enable signals shown above correspond to an erase block (i.e., control 16 word lines (i.e., 8 word lines from this decoder, and 8 interleaved word 30 lines from the decoder on the opposite side of the memory block).

When reading, programming or erasing, the word lines belonging to the selected block are driven to either a selected voltage (e.g.,  $V_{PROGRAM}$ ) or an unselected voltage (e.g.,  $V_{PASS}$ ), which voltages are different from the selected voltage and an unselected voltage for all the other unselected strings (e.g., both of which may be preferably driven to ground). In a selected NAND string having 16 memory cell transistors and utilizing interleaved word lines (thus 35 receiving 8 word lines from each side of the memory block), a selected XRS line preferably controls all eight word lines driven on one side of the block so that one memory cell transistor is driven to an appropriate selected condition (for reading or writing), while the other seven unselected memory cells are driven to an appropriate passing condition. (On the other side of the memory block, all eight word lines would be driven to a passing condition.) An

8-headed decoder would suffice logically, but is difficult to interface with 8 word lines on a single word line layer, particularly in a three-dimensional array with other word lines on other layers. In other nonselected memory blocks, all such word lines are preferably driven to the same level, such as ground.

Referring now to Fig. 11, a useful circuit and layout arrangement is shown for adjacent pairs of 32-headed decoders, 5 such as decoder 656 and 657. Within decoder 656, twelve of the thirty-two decoder heads are shown, each responsive to the XRS2 signal. If the XRS2 signal is selected (i.e., active low as shown here), then eight decoder heads are enabled to couple word lines WL0, WL1, ... WL7 on word line layer X0 to a respective selected bias signal generated by bias circuit 658. With eight heads all selected by the XRS2 decoded node, the bias circuit 658 can control all eight word lines on layer X0. As shown, however, four of these eight decoder heads (driving word 10 lines WL0-WL3) are disposed within the decoder 657, whereas the other four decoder heads (driving word lines WL4-WL7) are disposed within decoder 656. Similarly, if the XRS3 signal is selected, then eight decoder heads are enabled to couple word lines WL0, WL1, ... WL7 on word line layer X1 to the respective selected bias signals (labeled here as SELECT BIAS 0, 1, 2, ... 7) generated by bias circuit 658. Four of these eight decoder heads (driving word lines WL0-WL3) are disposed within the decoder 657, whereas the other four decoder heads (driving word 15 lines WL4-WL7) are disposed within decoder 656. As depicted, the pair of XRS lines alternate their connections to the decoder heads after each group of four decoder heads. By implementing a hierarchical word line decoder which has one decoding path based on the block enable, and the other decoding path based on layer and word line select information (i.e., since different layers have different unselected voltages), the decoder structure lends itself to a very effective and straightforward implementation. Other structures, such as a local unselected bias 20 switch per erase block, that selects between a ground level (for unselected strings) and a  $V_{PASS}$  level (for the selected string), may also be employed to help provide suitable biasing conditions for all word lines in both selected and unselected memory blocks.

Additional details of exemplary three-dimensional NAND string memory arrays, methods of operation, and fabrication of same, are described in: "Programmable Memory Array Structure Incorporating Series-Connected 25 Transistor Strings and Methods for Fabrication and Operation of Same" by Roy E. Scheuerlein, et al., U. S. Application No. 10/335,078 filed December 31, 2002 and now published as U. S. Patent Application Publication No. US 2004-0125629 A1, which application is hereby incorporated by reference in its entirety; in "NAND Memory Array Incorporating Capacitance Boosting of Channel Regions in Unselected Memory Cells and Method for Operation of Same" by En-Hsing Chen, et al., U. S. Application No. 10/729,831 filed December 5, 2003 and 30 now published as U. S. Patent Application Publication No. US 2004-0145024 A1, which application is hereby incorporated by reference in its entirety; in "Method for Fabricating Programmable Memory Array Structures Incorporating Series-Connected Transistor Strings" by Andrew J. Walker, et al., U. S. Application No. 10/335,089 filed December 31, 2002 and now published as U. S. Patent Application Publication No. US 2004-0124466 A1, which application is hereby incorporated by reference in its entirety; and in "Integrated Circuit Including Memory 35 Array Incorporating Multiple Types of NAND String Structures" by Luca G. Fasoli and Roy E. Scheuerlein, U. S. Application No. 11/026,492 filed on December 30, 2004, which application is hereby incorporated by reference in its entirety.

While many of the embodiments shown herein incorporate a second-level multi-headed decoder having three-transistor decoder heads, other embodiment including two-transistor decoder heads may be advantageous, depending upon voltage levels desired on the second-level decoded outputs.

As should be appreciated, specific exemplary embodiments shown herein have been described in the context of specific numeric examples, such as the number of first-level decoded outputs, the number of second-level decoder heads, the number of second-level decoder outputs, the number of third-level decoder heads, and the number of third-level decoded outputs. Other variations consistent with other design objectives may be implemented using the teachings of this disclosure. In addition, a hierarchical multi-level, multi-headed decoder circuit may include more than two levels of multi-headed decoder circuits.

10 Most memory arrays are designed having a relatively high degree of uniformity. For example, usually every bit line includes the same number of memory cells. As another example, the number of bit lines, word lines, array blocks, and even memory planes is frequently an integral power of two in number (i.e.,  $2^N$ ), for ease and efficiency of decode circuitry. But such regularity or consistency is certainly not required for any of the embodiments of the present invention. For example, word line segments on different layers may include different numbers of memory cells, the memory array may include three memory planes, word line segments within the first and last array block may be different in number of memory cells or bit line configuration, and any of many other irregular variations to the usual consistency of memory array design. Unless otherwise explicitly recited in the claims, such usual regularity, even as shown in the embodiments described herein, should not be imported into the meaning of any claim.

20 It should be appreciated that the designations top, left, bottom, and right are merely convenient descriptive terms for the four sides of a memory array. The word line segments for a block may be implemented as two interdigitated groups of word line segments oriented horizontally, and the bit lines for a block may be implemented as two interdigitated groups of bit lines oriented vertically. Each respective group of word lines or bit lines may be served by a respective decoder/driver circuit and a respective sense circuit on one of the four sides of the array. Suitable column circuits are set forth in "Tree Decoder Structure Particularly Well Suited to Interfacing Array Lines Having Extremely Small Layout Pitch," U. S. Patent Application No. 10/306,888, filed November 27, 2002 (now U. S. Patent No. 6,859,410), which application is hereby incorporated by reference in its entirety.

30 Word lines may also be referred to as row lines or X-lines, and bit lines may also be referred to as column lines or Y-lines. The distinction between "word" lines and "bit" lines may carry at least two different connotations to those skilled in the art. When reading a memory array, it is assumed by some practitioners that word lines are "driven" and bit lines are "sensed." In this regard, X-lines (or word lines) are usually contemplated as being connected to the gate terminal of memory cell transistors, or the switch terminal of the memory cell switch device, if present. The Y-lines (or bit lines) are usually contemplated as being connected to a switched terminal of the memory cell (e.g., source/drain terminal). Secondly, the memory organization (e.g., data bus width, number of bits simultaneously read during an operation, etc.) may have some association with viewing one set of the two array lines more aligned with data "bits" rather than data "words." Consequently, the designations herein of X-lines, word lines, and row

lines, and of Y-lines, bit lines, and column lines are illustrative of the various embodiments but should not be viewed in a restrictive sense, but rather a more general sense.

As used herein, word lines (e.g., including word line segments) and bit lines usually represent orthogonal array lines, and generally follow a common assumption in the art that word lines are driven and bit lines are sensed, at least during a read operation. Thus, the bit lines of an array may also be referred to as sense lines of the array. No particular implication should be drawn as to word organization by use of such terms. Moreover, as used herein, a "global array line" (e.g., a global word line, a global bit line) is an array line that connects to array line segments in more than one memory block, but no particular inference should be drawn suggesting such a global array line must traverse across an entire memory array or substantially across an entire integrated circuit.

As used herein, a passive element memory array includes a plurality of 2-terminal memory cells, each connected between an associated X-line and an associated Y-line. Such a memory array may be a two-dimensional (planar) array or may be a three-dimensional array having more than one plane of memory cells. Each such memory cell has a non-linear conductivity in which the current in a reverse direction (i.e., from cathode to anode) is lower than the current in a forward direction. Application of a voltage from anode to cathode greater than a programming level changes the conductivity of the memory cell. The conductivity may decrease when the memory cell incorporates a fuse technology, or may increase when the memory cell incorporates an anti-fuse technology. A passive element memory array is not necessarily a one-time programmable (i.e., write once) memory array.

Such passive element memory cells may generally be viewed as having a current steering element directing current in a direction and another component which is capable of changing its state (e.g., a fuse, an antifuse, a capacitor, a resistive element, etc.). The programming state of the memory element can be read by sensing current flow or voltage drop when the memory element is selected.

In various embodiments of the invention described herein, many different memory cell technologies are contemplated for use. Suitable three-dimensional anti-fuse memory cell structures, configurations, and processes include, without limitation, those described in: U. S. Patent 6,034,882 to Johnson, et al, entitled "Vertically Stacked Field Programmable Nonvolatile Memory and Method of Fabrication"; U. S. Patent 6,420,215 to Knall, et al, entitled "Three-Dimensional Memory Array and Method of Fabrication"; U. S. Patent 6,525,953 to Johnson, entitled "Vertically-Stacked, Field Programmable Nonvolatile Memory and Method of Fabrication"; U. S. Patent Application Publication No. 2004-0002184 A1, by Cleeves, entitled "Three Dimensional Memory"; and U. S. Patent Application No. 10/326,470 by Herner, et al, filed December 19, 2002, entitled "An Improved Method for Making a High Density Nonvolatile Memory." Each of these enumerated disclosures is incorporated herein by reference in its entirety.

The present invention is contemplated for advantageous use with any of a wide variety of memory cell technologies and memory array configurations, including both traditional single-level memory arrays and multi-level (i.e., three-dimensional) memory arrays, and particularly those having extremely dense X-line or Y-line pitch requirements. In certain embodiments, the memory cells may be comprised of semiconductor materials, as described in U. S. Patent 6,034,882 to Johnson et al., and in U. S. Patent 5,835,396 to Zhang. In certain embodiments, an antifuse memory

cell is contemplated. Other types of memory arrays, such as MRAM and organic passive element arrays, can also be used. MRAM (magnetoresistive random access memory) is based on magnetic memory elements, such as a magnetic tunnel junction (MTJ). MRAM technology is described in "A 256kb 3.0V 1T1MTJ Nonvolatile Magnetoresistive RAM" by Peter K. Naji et al., published in the Digest of Technical Papers of the 2001 IEEE

5 International Solid-State Circuits Conference, ISSCC 2001/Session 7/Technology Directions: Advanced Technologies/7.6, February 6, 2001 and pages 94-95, 404-405 of ISSCC 2001 Visual Supplement. Certain passive element memory cells may be used which incorporate layers of organic materials including at least one layer that has a diode-like characteristic conduction and at least one organic material that changes conductivity with the application of an electric field. U. S. Patent 6,055,180 to Gudensen et al. describes such organic passive element  
10 arrays. Memory cells comprising materials such as phase-change materials and amorphous solids can also be used. See U. S. Patent 5,751,012 to Wolstenholme et al., and U. S. Patent 4,646,266 to Ovshinsky et al. In other embodiments, three-terminal memory cells may also be employed, rather than two-terminal passive element memory cells, and multiple X-lines (or row lines) selected to sum currents from more than one memory cell on a selected Y-line (or bit line). Such memory cells include flash EEPROM and EEPROM cells, which are well known  
15 in the art. Moreover, other memory array configurations having extremely dense X-line and/or Y-line pitch requirements are also contemplated such as, for example, those incorporating thin-film transistor (TFT) EEPROM memory cells, as described in "Dense Arrays and Charge Storage Devices, and Methods for Making Same," by Thomas H. Lee, et al., U. S. Patent Application Publication No. US 2002-0028541 A1 (now U. S. Patent No. 6,881,994), and for those incorporating TFT NAND memory arrays, as described in "Programmable Memory  
20 Array Structure Incorporating Series-Connected Transistor Strings and Methods for Fabrication and Operation of Same" by Scheuerlein, et al., U. S. Patent Application Publication No. US 2004-0125629 A1, which applications are hereby incorporated by reference.

The directionality of various array lines in the various figures is merely convenient for ease of description of the two groups of crossing lines in the array. While word lines are usually orthogonal to bit lines, such is not necessarily  
25 required. As used herein, an integrated circuit memory array is a monolithic integrated circuit structure, rather than more than one integrated circuit device packaged together or in close proximity.

The block diagrams herein may be described using the terminology of a single node connecting the blocks. Nonetheless, it should be appreciated that, when required by the context, such a "node" may actually represent a pair of nodes for conveying a differential signal, or may represent multiple separate wires (e.g., a bus) for carrying  
30 several related signals or for carrying a plurality of signals forming a digital word or other multi-bit signal.

Based upon the teachings of this disclosure, it is expected that one of ordinary skill in the art will be readily able to practice the present invention. The descriptions of the various embodiments provided herein are believed to provide ample insight and details of the present invention to enable one of ordinary skill to practice the invention. Nonetheless, in the interest of clarity, not all of the routine features of the implementations described herein are  
35 shown and described. It should, of course, be appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application- and business-related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated

that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.

For example, decisions as to the number of memory cells within each array or sub-array, the particular configuration chosen for word line and bit line pre-decoder and decoder circuits and bit line sensing circuits, as well as the word 5 organization, are all believed to be typical of the engineering decisions faced by one skilled in the art in practicing this invention in the context of developing a commercially-viable product. As is well known in the art, various row and column decoder circuits are implemented for selecting a memory block, and a word line and bit line within the selected block, based upon address signals and possibly other control signals. Nonetheless, even though a mere routine exercise of engineering effort is believed to be required to practice this invention, such engineering efforts 10 may result in additional inventive efforts, as frequently occurs in the development of demanding, competitive products.

While circuits and physical structures are generally presumed, it is well recognized that in modern semiconductor design and fabrication, physical structures and circuits may be embodied in computer readable descriptive form suitable for use in subsequent design, test or fabrication stages as well as in resultant fabricated semiconductor

15 integrated circuits. Accordingly, claims directed to traditional circuits or structures may, consistent with particular language thereof, read upon computer readable encodings and representations of same, whether embodied in media or combined with suitable reader facilities to allow fabrication, test, or design refinement of the corresponding circuits and/or structures. The invention is contemplated to include circuits, related methods or operation, related methods for making such circuits, and computer-readable medium encodings of such circuits and methods, all as 20 described herein, and as defined in the appended claims. As used herein, a computer-readable medium includes at least disk, tape, or other magnetic, optical, semiconductor (e.g., flash memory cards, ROM), or electronic medium and a network, wireline, wireless or other communications medium. An encoding of a circuit may include circuit schematic information, physical layout information, behavioral simulation information, and/or may include any other encoding from which the circuit may be represented or communicated.

25 The foregoing details description has described only a few of the many possible implementations of the present invention. For this reason, this detailed description is intended by way of illustration, and not by way of limitations. Variations and modifications of the embodiments disclosed herein may be made based on the description set forth herein, without departing from the scope and spirit of the invention. It is only the following claims, including all equivalents, that are intended to define the scope of this invention. Moreover, the embodiments described above are 30 specifically contemplated to be used alone as well as in various combinations. Accordingly, other embodiments, variations, and improvements not described herein are not necessarily excluded from the scope of the invention.

**CLAIMS:**

1. An integrated circuit comprising:

a memory array comprising array lines of first and second types coupled to memory cells;

a first hierarchical decoder circuit for decoding address information and selecting one or more array lines of the first type, said first hierarchical decoder circuit comprising at least two hierarchical levels of 5 multi-headed decoder circuits.

2. The integrated circuit as recited in claim 1 wherein the memory array comprises a three-dimensional memory array having at least two memory planes, said memory array comprising:

a respective plurality of array lines of the first type on each of at least one array line layer; and a respective plurality of array lines of the second type on each of at least one array line layer.

10 3. The integrated circuit as recited in claim 2 wherein the integrated circuit further comprises a second hierarchical decoder circuit for decoding address information and selecting array lines of the second type, said second hierarchical decoder circuit comprising at least two hierarchical levels of multi-headed decoder circuits.

4. The integrated circuit as recited in claim 1 embodied in computer readable descriptive form suitable for use in design, test or fabrication of the integrated circuit.

15 5. The integrated circuit as recited in claim 1 wherein the first hierarchical decoder circuit comprises:

a first-level decoder circuit for decoding a plurality of address signal inputs and generating a plurality of first-level decoded outputs;

a plurality of second-level multi-headed decoder circuits, each respective one coupled to a respective first-level decoded output, each for providing a respective plurality of second-level decoded outputs; and

a plurality of third-level multi-headed decoder circuits, each respective one coupled to a respective second-level decoded output, each for providing a respective plurality of third-level decoded outputs coupled to the memory array.

20 25 6. The integrated circuit as recited in claim 5 wherein each respective one of the second-level multi-headed decoder circuits comprises a respective plurality of second-level driver circuits, each second-level driver circuit comprising:

an input coupled to the respective one of the first-level decoded outputs; and

an output coupled to the corresponding one of the respective plurality of second-level decoded outputs; each second-level driver circuit for coupling its output to an associated one of a plurality of first bias nodes

30 at times when the first-level decoded output coupled to its input is selected, and otherwise for coupling its output to an associated one of a plurality of second bias nodes.

- 20 -

7. The integrated circuit as recited in claim 6 wherein the first hierarchical decoder circuit further comprises:

- a first plurality of second-level bias circuits for respectively generating a suitable condition on the plurality of first bias nodes; and
- 5 a second plurality of second-level bias circuits for respectively generating a suitable condition on the plurality of second bias nodes.

8. The integrated circuit as recited in claim 7 wherein:

the suitable condition on at least one of the first bias nodes is at times a selected second-level decoded output bias condition; and

10 the suitable condition on at least another one of the first bias nodes is at times an unselected second-level decoded output bias condition.

9. The integrated circuit as recited in claim 8 wherein the second-level driver circuits respectively comprise:

- 15 a first transistor circuit for coupling the output of the driver circuit to the associated one of the plurality of first bias nodes when the first-level decoded output coupled to the input is selected; and
- a second transistor circuit for coupling the output of the driver circuit to the associated one of the plurality of second bias nodes when the first-level decoded output coupled to the input is unselected.

10. The integrated circuit as recited in claim 9 wherein the first transistor circuit comprises two parallel-connected transistor devices of opposite conductivity type.

20 11. The integrated circuit as recited in claim 9 wherein the second transistor circuit comprises at least two parallel-connected transistor devices controlled by separate signals.

12. The integrated circuit as recited in claim 6 wherein each respective one of the third-level multi-headed decoder circuits comprises a respective plurality of third-level driver circuits, each third-level driver circuit comprising:

- 25 an input coupled to the respective one of the second-level decoded outputs; and
- an output coupled to the corresponding one of the respective plurality of third-level decoded outputs; each third-level driver circuit for coupling its output to an associated one of a plurality of third bus lines at times when the second-level decoded output coupled to its input is selected, and otherwise for coupling its output to an associated one of a plurality of fourth bias nodes.

30 13. The integrated circuit as recited in claim 12 wherein the first hierarchical decoder circuit further comprises:

- a first plurality of third-level bias circuits for respectively generating at times a suitable condition on the plurality of third bus lines; and

a second plurality of third-level bias circuits for respectively generating a suitable condition on the plurality of fourth bias nodes.

14. The integrated circuit as recited in claim 13 wherein:

the suitable condition on at least one of the third bus lines is at times a selected third-level decoded output  
5 bias condition; and

the suitable condition on at least another one of the third bias nodes is at times an unselected third-level decoded output bias condition.

15. The integrated circuit as recited in claim 14 wherein the suitable condition on at least one of the third bus lines is at times a floating node condition.

10 16. The integrated circuit as recited in claim 13 wherein:

the suitable condition on at least one of the fourth bias nodes is at times an unselected third-level decoded output bias condition; and

the suitable condition on at least another one of the fourth bias nodes is at times a floating node condition.

17. The integrated circuit as recited in claim 14 wherein the third-level driver circuits respectively

15 comprise:

a third transistor circuit for coupling the output of the third-level driver circuit to the associated one of the plurality of third bus lines when the second-level decoded output coupled to the input is selected; and

20 a fourth transistor circuit for coupling the output of the third-level driver circuit to the associated one of the plurality of fourth bias nodes when the second-level decoded output coupled to the input is unselected.

18. The integrated circuit as recited in claim 17 wherein at least one of the third transistor circuit and fourth transistor circuit comprises:

25 at least two parallel-connected transistor devices of opposite conductivity type and controlled by separate signals.

19. The integrated circuit as recited in claim 5 wherein the second-level decoded outputs traverse at least a portion of a sub-array of the memory array.

20. The integrated circuit as recited in claim 19 wherein the second-level decoded outputs traverse across substantially the entire memory array.

30 21. The integrated circuit as recited in claim 5 wherein the second-level decoded outputs are driven to a voltage above VDD for at least one of a selected and unselected bias condition.

- 22 -

22. The integrated circuit as recited in claim 5 wherein the third-level decoded outputs comprise array lines of the first type, each coupled to an associated plurality of memory cells in the memory array.

23. The integrated circuit as recited in claim 5 wherein:

the memory array comprises a three-dimensional array having at least two memory planes disposed above a  
5 substrate, and further having a respective plurality of array lines of the first type on at least one array line layer, and having a respective plurality of array lines of the second type on at least one array line layer; and

at least one plurality of the second-level and third-level multi-headed decoder circuits is disposed substantially within the lateral extent of the memory array.

10 24. The integrated circuit as recited in claim 23 wherein the plurality of third-level multi-headed decoder circuits is disposed substantially outside the memory array.

25. The integrated circuit as recited in claim 24 wherein the plurality of second-level multi-headed decoder circuits is disposed substantially beneath the memory array.

26. The integrated circuit as recited in claim 24 wherein:

15 the first-level decoder circuit is disposed beneath the memory array; and  
the third-level driver circuits each respectively consist of two transistor devices.

27. The integrated circuit as recited in claim 24 wherein:

the plurality of second-level multi-headed decoder circuits is disposed substantially outside the memory array;

20 the third-level decoded outputs comprise bit lines in the memory array, each coupled to an associated plurality of memory cells in the memory array; and  
the plurality of third bus lines are respectively coupled to a respective read/write bus.

28. The integrated circuit as recited in claim 27 wherein the memory cells comprise passive element antifuse memory cells.

25 29. The integrated circuit as recited in claim 25 wherein the third-level decoded outputs comprise word lines in the memory array, each coupled to an associated plurality of memory cells, said memory cells arranged in NAND strings within the array.

30. The integrated circuit as recited in claim 29 comprising NAND string memory cell devices having a charge storage dielectric.

30 31. The integrated circuit as recited in claim 29 comprising NAND string memory cell devices having a floating gate electrode.

32. The integrated circuit as recited in claim 21 wherein:  
the plurality of second-level multi-headed decoder circuits are disposed substantially outside the memory array; and  
the plurality of third-level multi-headed decoder circuits are disposed substantially beneath the memory array.

5

33. The integrated circuit as recited in claim 32 wherein:  
the third-level decoded outputs comprise word lines in the memory array, each coupled to an associated plurality of memory cells, said memory cells comprising passive element antifuse memory cells.

34. The integrated circuit as recited in claim 33 wherein:  
10 the memory array comprises individual word lines each comprising a respective word line segment on each of more than one respective word line layer.

35. The integrated circuit as recited in claim 32 wherein:  
the plurality of second-level driver circuits within a second-level multi-headed decoder circuit is arranged  
15 in groups of such second-level driver circuits, individual second-level driver circuits within a group being respectively coupled to a respective one of the plurality of first bias lines, but together coupled to a respective one of the plurality of second bias lines shared by the group.

36. The integrated circuit as recited in claim 35 wherein at least one of the plurality of second bias lines comprises a ground node.

37. The integrated circuit as recited in claim 33 wherein the integrated circuit further comprises a second  
20 hierarchical decoder circuit for decoding address information and selecting bit lines of the memory array, said second hierarchical decoder circuit comprising at least two hierarchical levels of multi-headed decoder circuits.

38. The integrated circuit as recited in claim 37 wherein the second hierarchical decoder circuit comprises:  
a first-level decoder circuit for decoding a plurality of address signal inputs and generating a plurality of  
25 first-level decoded outputs;  
a plurality of second-level multi-headed decoder circuits, each respective one coupled to a respective first-  
level decoded output, each for providing a respective plurality of second-level decoded outputs,  
said second-level multi-headed decoder circuits being disposed outside the memory array; and  
a plurality of third-level multi-headed decoder circuits, each respective one coupled to a respective second-  
30 level decoded output, each for coupling one or more selected bit lines of the memory array to an  
associated read/write bus, said third-level multi-headed decoder circuits being disposed outside the  
memory array.

39. The integrated circuit as recited in claim 37 wherein:

- 24 -

the memory array comprises individual word lines each comprising a respective word line segment on each of more than one respective word line layer.

40. The integrated circuit as recited in claim 12 wherein:

the third-level multi-headed decoder circuits each comprise at least 16 third-level driver circuits.

5 41. The integrated circuit as recited in claim 40 wherein:

the at least 16 third-level driver circuits of each third-level multi-headed decoder circuit are configured in at least 4 groups of at least 4 driver circuits, each group sharing a common unselected bias line.






FIG. 1

2/11

FIG. 2



3/11



4/11





FIG. 4








FIG. 6



302

**FIG. 8**




FIG. 9

10/11




FIG. 10

11/11




FIG. 11

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/US05/45564

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC: G11C 5/06( 2006.01)

USPC: 365/63  
According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
U.S. : 365/63, 230.06

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
Please See Continuation Sheet

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6,191,999 B1 (FUJIEDA et al) 20 February 2001 (20.02.2001), Figure 9; column 1.	1-4
A,P	US 6,876,569 B2 (ITOH et al) 05 April 2005 (05.04.2005), see entire document.	1-41
A	US 2003/0202406 A1 (ISSA) 30 October 2003 (30.10.2003), see entire document.	1-41
A,P	US 2005/0226049 A1 (JEONG et al) 13 October 2005 (13.10.2005), see entire document.	1-41

<input type="checkbox"/>	Further documents are listed in the continuation of Box C.	<input type="checkbox"/>	See patent family annex.
*	Special categories of cited documents:	"T"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A"	document defining the general state of the art which is not considered to be of particular relevance	"X"	document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E"	earlier application or patent published on or after the international filing date	"Y"	document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L"	document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&"	document member of the same patent family
"O"	document referring to an oral disclosure, use, exhibition or other means		
"P"	document published prior to the international filing date but later than the priority date claimed		

Date of the actual completion of the international search 20 April 2006 (20.04.2006)	Date of mailing of the international search report 12 MAY 2006
Name and mailing address of the ISA/US Mail Stop PCT, Attn: ISA/US Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 Facsimile No. (571) 273-3201	Authorized officer JOSE G. DEES Telephone No. (571) 272-1607 

**INTERNATIONAL SEARCH REPORT**

International application No.  
PCT/US05/45564

**Continuation of B. FIELDS SEARCHED Item 3:**

EAST: US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM\_TDB  
search terms: (precharg\$3 same ((bit adj line) or bitline) same groung) and (sent\$3 same amplify\$3 same high\$2 same low\$2 same  
(potential or voltage)); fasoli-luca.in.; so-kenneth.in.; hierarchical same decod\$3; hierarchical same decod\$3 same ((bit adj line) or  
bitline or (word adj line) or wordline); hierarchical same decod\$3 same ((bit adj line) or bitline or (word adj line) or wordline) and (cells  
and memory); 365/63.ccls.; 365/63.ccls. and decod\$3; 365/63.ccls. and decod\$3 and cells; 365/63.ccls. and decod\$3 and cells and  
hierarchical; 365/230.06.ccls.; 365/230.06.ccls. and hierarchical