(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2015/102884 A1

(43) International Publication Date 9 July 2015 (09.07.2015)

(21) International Application Number:

PCT/US2014/070579

(22) International Filing Date:

16 December 2014 (16.12.2014)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

61/923,489 3 January 2014 (03.01.2014) US 14/269,981 5 May 2014 (05.05.2014) US


- (71) Applicant: QUALCOMM INCORPORATED [US/US]; ATTN: International IP Administration, 5775 Morehouse Drive, San Diego, California 92121 (US).
- (72) Inventors: XU, Jeffrey Junhao; 5775 Morehouse Drive, San Diego, California 92121-1714 (US). MACHKAOUT-SAN, Vladimir; 5775 Morehouse Drive, San Diego, California 92121-1714 (US). RIM, Kern; 5775 Morehouse Drive, San Diego, California 92121-1714 (US). SONG, Stanley Seungchul; 5775 Morehouse Drive, San Diego,

California 92121-1714 (US). YEAP, Choh Fei; 5775 Morehouse Drive, San Diego, California 92121-1714 (US).

- (74) Agents: LENKIN, Alan M. et al.; Seyfarth Shaw LLP, Suite 3500, 2029 Century Park East, Los Angeles, California 90067-3021 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,

[Continued on next page]

(54) Title: SILICON GERMANIUM FINFET FORMATION BY GE CONDENSATION



(57) Abstract: A method of forming a semiconductor fin of a FinFET device includes conformally depositing an amorphous or polycrystalline thin film of silicon-germanium (SiGe) on the semiconductor fin. The method also includes oxidizing the amorphous or polycrystalline thin film to diffuse germanium from the amorphous or polycrystalline thin film into the semiconductor fin. Such a method further includes removing an oxidized portion of the amorphous or polycrystalline thin film.



FIG. 9

SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Declarations under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

Published:

with international search report (Art. 21(3))

SILICON GERMANIUM FINFET FORMATION BY GE CONDENSATION

CROSS REFERENCE TO RELATED APPLICATION

[0001] The present disclosure claims the benefit of U.S. provisional patent application no. 61/923,489, entitled "SILICON GERMANIUM FINFET FORMATION BY GE CONDENSATION," filed on January 3, 2014, the disclosure of which is expressly incorporated by reference herein in its entirety.

BACKGROUND

Field

[0002] Aspects of the present disclosure relate to semiconductor devices, and more particularly to silicon germanium (SiGe) use in fin-type field-effect transistors (FinFETs).

Background

[0003] Silicon germanium (SiGe) has been widely reviewed as a promising material for p-channel metal-oxide-semiconductor (PMOS) devices. SiGe has an intrinsically higher hole mobility than silicon. In standard field effect transistor (FET) geometries, imparting a strain in semiconductor chip regions, such as the source and drain regions of a FET, is common. In fin-type field-effect transistors (FinFETs) structures, however, the volume of the fin available for strain engineering is small. As fin geometries are reduced, such as in ten (10) nanometer device designs, fabrication of SiGe fins becomes expensive and difficult to achieve.

SUMMARY

[0004] A method of forming a semiconductor fin of a FinFET device may include conformally depositing an amorphous or polycrystalline thin film of silicon-germanium (SiGe) on the semiconductor fin. The method also includes oxidizing the amorphous or polycrystalline thin film to diffuse germanium from the amorphous or polycrystalline thin film into the semiconductor fin. Such a method further includes removing an oxidized portion of the amorphous or polycrystalline thin film.

[0005] A fin-type field-effect transistor (FinFET) device on a substrate includes a semiconductor fin. The semiconductor fin may be comprised of a conformally deposited amorphous or polycrystalline silicon-germanium (SiGe) thin film. The germanium from the amorphous or polycrystalline silicon-germanium (SiGe) thin film may be diffused into the semiconductor fin.

[0006] An FinFET device on a substrate includes means for conducting current. The current conducting means may be comprised of a conformally deposited amorphous or polycrystalline silicon-germanium (SiGe) thin film. The germanium from the amorphous or polycrystalline silicon-germanium (SiGe) thin film may be diffused into the semiconductor fin.

[0007] This has outlined, rather broadly, the features and technical advantages of the present disclosure in order that the detailed description that follows may be better understood. Additional features and advantages of the disclosure will be described below. It should be appreciated by those skilled in the art that this disclosure may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the teachings of the disclosure as set forth in the appended claims. The novel features, which are believed to be characteristic of the disclosure, both as to its organization and method of operation, together with further objects and advantages, will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present disclosure.

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] For a more complete understanding of the present disclosure, reference is now made to the following description taken in conjunction with the accompanying drawings.

[0009] FIGURES 1A - 1D illustrate side views of a FinFET semiconductor device.

[0010] FIGURES 2 through 6 illustrate side views of a FinFET semiconductor device.

[0011] FIGURES 7 illustrates a side view of a fin structure of a FinFET semiconductor device according to one aspect of the present disclosure.

- [0012] FIGURES 8 illustrates a side view of the fin structure of the FinFET semiconductor device of FIGURE 7 according to one aspect of the present disclosure.
- [0013] FIGURES 9 illustrates a side view of the fin structure of the FinFET semiconductor device of FIGURE 8 according to one aspect of the present disclosure.
- [0014] FIGURES 10 and 11 illustrate side views of a fin structure of a FinFET semiconductor device according to another aspect of the present disclosure.
- [0015] FIGURES 12A 12E illustrate side views of a fin structure of a FinFET semiconductor device according to a further aspect of the present disclosure.
- [0016] FIGURE 13 is a process flow diagram illustrating a method for fabricating a silicon-germanium (SiGe) fin in a fin field effect transistor (FinFET) according to an aspect of the present disclosure.
- [0017] FIGURE 14 is a block diagram showing an exemplary wireless communication system in which a configuration of the disclosure may be advantageously employed.
- [0018] FIGURE 15 is a block diagram illustrating a design workstation used for circuit, layout, and logic design of a semiconductor component according to one configuration.

DETAILED DESCRIPTION

[0019] The detailed description set forth below, in connection with the appended drawings, is intended as a description of various configurations and is not intended to represent the only configurations in which the concepts described herein may be practiced. The detailed description includes specific details for the purpose of providing a thorough understanding of the various concepts. It will be apparent to those skilled in the art, however, that these concepts may be practiced without these specific details. In some instances, well-known structures and components are shown in block diagram form in order to avoid obscuring such concepts. As described herein, the use of the term "and/or" is intended to represent an "inclusive OR", and the use of the term "or" is intended to represent an "exclusive OR".

[0020] A high mobility conduction channel is desirable for high performance transistors. Material selection and strain engineering are design features that alter the mobility of charge carriers in the channel of transistors. In metal-oxide-semiconductor (MOS) field effect transistors (MOSFETs), strain engineering is used, but in fin-based structures (FinFETs), the use of strained materials is challenging. There are more free surfaces in FinFET structures, and the source/drain volume available for strain engineering is small compared to other FET geometries and techniques.

[0021] Silicon germanium (SiGe) is considered as a leading candidate for ten (10) nanometer and smaller p-channel metal-oxide-semiconductor (PMOS) devices. SiGe fin formation may include an etch or recess of a silicon (Si) fin, followed by an epitaxial growth of SiGe in the recess. A chemical-mechanical planarization (CMP) process may be used to remove overgrown SiGe on the shallow trench isolation (STI) material to form a SiGe fin. The cost of this process is high, resulting in high cost FinFET devices.

[0022] Further, although a SiGe fin grown on a silicon template often possesses uniaxial compressive stress along the fin length, epitaxial growth of the SiGe fin involves a thermal anneal process at temperatures exceeding 900 degrees Centigrade (C). The thermal anneal process is performed at a high temperature (e.g., 900° C) to enable curing of epitaxial growth defects. This thermal anneal process, however, may relax the uniaxial stress in the SiGe fin, which may reduce the hole mobility in the SiGe channel.

[0023] Some described implementations relate to fin-type field-effect transistors (FinFETs). FinFETs are double-gate devices. The two gates of a FinFET may be shorted for higher performance or independently controlled for lower leakage or reduced transistor count. These FinFET features enable an improved design space. These features also enable the use of FinFET devices in place of bulk complementary metal-oxide-semiconductor (CMOS) devices at the nanoscale. In one configuration, a semiconductor fin comprises a conformally deposited amorphous or polycrystalline silicon-germanium (SiGe) thin film. In this configuration, the germanium from the amorphous or polycrystalline silicon-germanium (SiGe) thin film is diffused into the semiconductor fin. In some implementations, a silicon germanium (SiGe) FinFET device is described. A compressive strain in the semiconductor fin may be greater than

in the substrate supporting the semiconductor fin. In one configuration, the semiconductor fin is substantially in a same crystal orientation as a surface of the substrate. In another configuration, a FinFET device includes a SiGe spacer on the semiconductor fin.

[0024] Various aspects of the disclosure provide techniques for fabricating a semiconductor fin of a FinFET device. It will be understood that the term "layer" includes film and is not to be construed as indicating a vertical or horizontal thickness unless otherwise stated. As described herein, the term "semiconductor substrate" may refer to a substrate of a diced wafer or may refer to the substrate of a wafer that is not diced. Similarly, the terms wafer and die may be used interchangeably unless such interchanging would tax credulity.

[0025] FIGURES 1A - 1D illustrate side views of a FinFET semiconductor device. FIGURE 1A shows a substrate 100, an isolation material 102, and fin structures 104. The substrate 100 may be a semiconductor material, such as silicon (e.g., a silicon wafer). The isolation material 102 may be a shallow trench isolation (STI) material, such as silicon oxide or silicon nitride, or other like materials. The fin structures 104 may be crystalline, and may be a part of a single crystal structure along with the substrate 100.

[0026] In related art approaches, the fin structures 104 are etched or otherwise removed to create recesses 106 as shown in FIGURE 1B. The isolation material 102 serves as the form for the recesses 106. In FIGURE 1C, a material 108 is grown within the recesses 106, and may be grown over a surface 110 of the isolation material 102. The overgrowth of the material 108 is removed via etching or polishing (e.g., CMP), to create the fin structure 112 shown in FIGURE 1D. The material 108 may be SiGe. When the material 108 is SiGe, the growth across the substrate 100 and in the recesses 106 is of a uniform percentage of germanium, which limits the number of voltage thresholds of the devices on the substrate 100 using the material 108. Further, an interface 114 may have an abrupt boundary, which may limit the minimum size of the fin structure 112.

[0027] Once the fin structures 104 are formed, as shown in FIGURE 1D, the fin structures 104 are annealed to reduce growth defects within the fin structures 104. This

annealing may take place at elevated temperatures, such as temperatures over 900 degrees Centigrade, which may relax the compressive strain along the length of the fin structure 112. Reducing or relaxing the compressive strain along the fin structure 112 reduces the carrier mobility in the fin structure 112, and the advantages of using the material 108 in the fin structure 112 are reduced as a result.

[0028] FIGURES 2 through 7 illustrate side views of a FinFET semiconductor device in accordance with one or more aspects of the present disclosure. FIGURE 2 illustrates the fin structures 104, as single crystal structures formed as part of the substrate 100, with the isolation material 102 between the fin structures 104. FIGURE 3 illustrates an etch 300, which etches the isolation material 102 instead of etching or removing the fin structures 104, as shown in FIGURE 1B. The etch 300 may be performed using a hydrofluoric acid (HF) etch, or may be performed using a chemical wet/vapor etch (CWE) process using other etchants. The fin structures 104 may be of a first crystalline orientation, such as Miller Index (110), whereas the substrate 100 may be a second crystalline orientation, such as a (100) orientation.

[0029] FIGURE 4 illustrates an epitaxial growth 400 of silicon germanium on the fin structures 104. The epitaxial growth 400 grows on the fin structures 104 and ends up growing in another crystal orientation, such as the <111> orientation shown in FIGURE 4, which is undesirable for the fin structures 104. The different crystal orientation of the epitaxial growth 400 changes the strain, which may be a compressive strain, in the fin structures 104.

[0030] FIGURE 5 illustrates an oxidation 500 of the epitaxial growth 400. The oxidation 500, which may be a dry or wet oxidation, selectively oxidizes the silicongermanium. The silicon in the silicongermanium epitaxial growth is oxidized, while the germanium is driven into the fin structures 104.

[0031] FIGURE 6 illustrates a fin structure of the related art. After the oxidation 500, the oxide is removed from the fin structures 104. Because of the oxidation 500 and/or the epitaxial growth 400, however, the etching of the oxidized structure leaves a profile 600 that may be somewhat different than the fin structures 104. Further, the amount of the germanium, as well as the dopant density of the germanium, within the profile 600,

may not be uniform and may not be completely desirable for the devices in which the profile 600 is used.

[0032] FIGURE 7 illustrates a fin structure of a FinFET device according to one aspect of the present disclosure. A thin film 700, which may be a conformal thin film, is deposited or otherwise coupled to the fin structures 104. Deposition of the thin film 700 may be performed in a selective or non-selective manner. The fin structures 104 may be silicon, or may be silicon-germanium, and may also be single crystal structures. The fin structures may also have a similar crystal structure to the substrate 100. In an aspect of the present disclosure, the thin film 700 may be a polycrystalline or amorphous silicon-germanium thin film. The thin film 700 may be deposited using chemical vapor deposition (CVD), plasma doping, or other methods without departing from the scope of the present disclosure.

[0033] FIGURE 8 illustrates processing of the fin structure in an aspect of the present disclosure. An oxide 800 is formed. The oxide selectively removes the silicon from the thin film 700, while driving the germanium portion of the silicon-germanium into the fin structures 104 to create a SiGe fin 802. The amount of the desired materials (e.g., germanium) can be controlled for various ones of the fin structures 104 to control the percentage of dopant atoms in each of the SiGe fins 802. The control may be achieved through a thickness of the thin film 700 that is deposited on the fin structures 104, as well as through the time and/or temperature used to create the oxide 800.

[0034] FIGURES 9 illustrates a side view of the fin structure of the FinFET semiconductor device of FIGURE 8 according to one aspect of the present disclosure. Representatively, the SiGe fin 802 is shown after the oxide 800 is removed. The vertical walls of the SiGe fin 802 provide a more desirable shape than the profile 600. In addition, because the amount and drive of the germanium into the SiGe structure is more controlled than that described with respect to FIGURES 2-6, the channels in the SiGe fin 802 may have higher performance than fins with the profile 600.

[0035] Further, an interface 900, because it was formed from a single crystal structure emanating from the substrate 100, is less abrupt than the interface 114 shown with respect to FIGURES 1A-1D, and less abrupt than an interface generated in the devices of FIGURES 2-6. The gradient or gradual diffusion of the germanium into the SiGe fin

802 also allows germanium to diffuse into the substrate 100 below the SiGe fin 802. In this configuration, the diffusion of germanium into the substrate 100 below the SiGe fin 802 reduces the strain on the interface 900 between the substrate 100 and the SiGe fin 802. This allows for additional strain within the SiGe fin 802 without unduly straining the interface 900.

[0036] In an aspect of the present disclosure, the SiGe fin 802 is self-aligned to the fin structure 104. Further, as described above, the concentration of dopant material (e.g., germanium) in the SiGe fin 802 can be controlled using different doses of dopant material in the thin film 700. As such, multiple dopant concentrations for different type of devices on the same substrate 100 can be realized in an aspect of the present disclosure. Further, one aspect of the present disclosure provides a final fin structure that is less expensive to produce than that of conventional SiGe FinFETs using epitaxial growth.

[0037] FIGURES 10 and 11 illustrate side views of a fin structures 104 of a FinFET semiconductor device according to another aspect of the present disclosure. In FIGURE 10, an etch 1000 may be performed on the thin film 700 beginning from the structure shown in FIGURE 7. The etch 1000 may be an anisotropic etch, and as such the thin film 700 remains on the sides of the fin structures 104. The oxidation of FIGURE 8, when performed on the structure of FIGURE 10, then drives the germanium from the thin film only from the sides. Because there is no germanium on the top of the fin structures 104 in this aspect of the present disclosure, the SiGe fin 802 will either have oxidized silicon on the exposed portion of the SiGe fin 802, or the SiGe fin 802 will be shorter (a smaller distance from the substrate 100) than the fin structures 104. An oxide 1100 and the SiGe fin 802, as formed in this aspect of the present disclosure, are shown in FIGURE 11. The oxide 1100 may be removed by etching, chemical wet polishing, or other methods if desired.

[0038] FIGURES 12A - 12E illustrate side views of a fin structure 104 of a FinFET semiconductor device according to a further aspect of the present disclosure. FIGURE 12A shows the incoming FinFET semiconductor device including a fin structure 104 following a recess etch of a shallow trench isolation region (STI) 102. In this configuration, the fin structure 104 (e.g., silicon) extends from and through the STI 102.

The fin structure 104 is shown in a first crystalline orientation (e.g., Miller Index (110)). In this arrangement, a length 1220 of the fin structure 104 extending from the STI 102 may be longer than a length 1230 of a final fin structure 1202, as shown in FIGURE 12E.

[0039] FIGURE 12B shows the FinFET semiconductor device following a conformal deposition of a thin film 700 on the STI 102 and the fin structure 104 extending from the STI 102. In this aspect of the present disclosure, the thin film 700 may be a polycrystalline or amorphous silicon-germanium thin film. The thin film 700 may be deposited using chemical vapor deposition (CVD), plasma doping, or other methods without departing from the scope of the present disclosure.

[0040] FIGURE 12C shows the FinFET semiconductor device following etching of the thin film 700 from the surface of the STI 102. Etching of the thin film 700 from the STI 102 and a portion of the fin structure 104 forms a spacer 1210 of the thin film 700 (e.g. silicon-germanium). In FIGURE 12D, wet and dry oxidation of the spacer 1210 may be performed to selectively oxidize to form an oxide 1200 on the fin structure 104 and drive the thin film 700 into the fin structure. In FIGURE 12E the oxide is removed to complete formation of the final fin structure 1202. For example, when the thin film 700 is comprised of silicon-germanium, the germanium is driven into the fin structure 104 extending from the STI 102 to form a silicon-germanium fin.

[0041] FIGURE 13 is a process flow diagram illustrating a method 1300 for fabricating a fin field effect transistor (FinFET) device according to an aspect of the present disclosure. In block 1302, a conformal amorphous or polycrystalline thin film of SiGe is deposited on the semiconductor fin. For example, as shown in FIGURE 7, a thin film 700, which may be a conformal thin film, is deposited or otherwise coupled to the fin structures 104. In block 1304, the amorphous or polycrystalline thin film is oxidized to diffuse germanium from the amorphous or polycrystalline thin film into the semiconductor fin. For example, as shown in FIGURE 8, an oxide 800 is formed. The oxide selectively removes the silicon from the thin film 700, while driving the germanium portion of the silicon-germanium into the fin structure 104 to create a SiGe fin 802. In block 1306, an oxidized portion of the amorphous or polycrystalline thin

film is removed. For example, as shown in FIGURE 9 the SiGe fin 802 is shown after the oxide 800 is removed.

[0042] According to a further aspect of the present disclosure, a fin field-effect transistor (FinFET) device on a substrate is described. In one configuration, the device includes means for conducting current, in which germanium from an amorphous or polycrystalline silicon-germanium (SiGe) thin film is diffused into the current conducting means. The current conducting means may be a fin structure 104 or SiGe fin 802 as described in FIGURE 8, or other means. In another aspect, the aforementioned means may be any module or any apparatus configured to perform the functions recited by the aforementioned means.

[0043] FIGURE 14 is a block diagram showing an exemplary wireless communication system 1400 in which an aspect of the disclosure may be advantageously employed. For purposes of illustration, FIGURE 14 shows three remote units 1420, 1430, and 1450 and two base stations 1440. It will be recognized that wireless communication systems may have many more remote units and base stations. Remote units 1420, 1430, and 1450 include IC devices 1425A, 1425C, and 1425B that include the disclosed devices. It will be recognized that other devices may also include the disclosed devices, such as the base stations, switching devices, and network equipment. FIGURE 14 shows forward link signals 1480 from the base station 1440 to the remote units 1420, 1430, and 1450 and reverse link signals 1490 from the remote units 1420, 1430, and 1450 to base stations 1440.

[0044] In FIGURE 14, remote unit 1420 is shown as a mobile telephone, remote unit 1430 is shown as a portable computer, and remote unit 1450 is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be mobile phones, hand-held personal communication systems (PCS) units, portable data units such as personal data assistants, GPS enabled devices, navigation devices, set top boxes, music players, video players, entertainment units, fixed location data units such as meter reading equipment, or other devices that store or retrieve data or computer instructions, or combinations thereof. Although FIGURE 14 illustrates remote units according to the aspects of the disclosure, the disclosure is not limited to these

exemplary illustrated units. Aspects of the disclosure may be suitably employed in many devices, which include the disclosed devices.

[0045] FIGURE 15 is a block diagram illustrating a design workstation used for circuit, layout, and logic design of a semiconductor component, such as the devices disclosed above. A design workstation 1500 includes a hard disk 1501 containing operating system software, support files, and design software such as Cadence or OrCAD. The design workstation 1500 also includes a display 1502 to facilitate design of a circuit 1510 or a semiconductor component 1512 such as a device in accordance with an aspect of the present disclosure. A storage medium 1504 is provided for tangibly storing the design of the circuit 1510 or the semiconductor component 1512. The design of the circuit 1510 or the semiconductor component 1512 may be stored on the storage medium 1504 in a file format such as GDSII or GERBER. The storage medium 1504 may be a CD-ROM, DVD, hard disk, flash memory, or other appropriate device. Furthermore, the design workstation 1500 includes a drive apparatus 1503 for accepting input from or writing output to the storage medium 1504.

[0046] Data recorded on the storage medium 1504 may specify logic circuit configurations, pattern data for photolithography masks, or mask pattern data for serial write tools such as electron beam lithography. The data may further include logic verification data such as timing diagrams or net circuits associated with logic simulations. Providing data on the storage medium 1504 facilitates the design of the circuit 1510 or the semiconductor component 1512 by decreasing the number of processes for designing semiconductor wafers.

[0047] For a firmware and/or software implementation, the methodologies may be implemented with modules (e.g., procedures, functions, and so on) that perform the functions described herein. A machine-readable medium tangibly embodying instructions may be used in implementing the methodologies described herein. For example, software codes may be stored in a memory and executed by a processor unit. Memory may be implemented within the processor unit or external to the processor unit. As used herein, the term "memory" refers to types of long term, short term, volatile, nonvolatile, or other memory and is not to be limited to a particular type of memory or number of memories, or type of media upon which memory is stored.

[0048] If implemented in firmware and/or software, the functions may be stored as one or more instructions or code on a computer-readable medium. Examples include computer-readable media encoded with a data structure and computer-readable media encoded with a computer program. Computer-readable media includes physical computer storage media. A storage medium may be an available medium that can be accessed by a computer. By way of example, and not limitation, such computer-readable media can include RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or other medium that can be used to store desired program code in the form of instructions or data structures and that can be accessed by a computer; disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and Blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

[0049] In addition to storage on computer readable medium, instructions and/or data may be provided as signals on transmission media included in a communication apparatus. For example, a communication apparatus may include a transceiver having signals indicative of instructions and data. The instructions and data are configured to cause one or more processors to implement the functions outlined in the claims.

[0050] Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the technology of the disclosure as defined by the appended claims. For example, relational terms, such as "above" and "below" are used with respect to a substrate or electronic device. Of course, if the substrate or electronic device is inverted, above becomes below, and vice versa. Additionally, if oriented sideways, above and below may refer to sides of a substrate or electronic device. Moreover, the scope of the present application is not intended to be limited to the particular configurations of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the

same result as the corresponding configurations described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

[0051] Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the disclosure herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present disclosure.

[0052] The various illustrative logical blocks, modules, and circuits described in connection with the disclosure herein may be implemented or performed with a general-purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general-purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, multiple microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.

[0053] The steps of a method or algorithm described in connection with the disclosure may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM, flash memory, ROM, EPROM, EEPROM, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is

coupled to the processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a user terminal.

[0054] In one or more exemplary designs, the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Computer-readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A storage media may be any available media that can be accessed by a general purpose or special purpose computer. By way of example, and not limitation, such computer-readable media can include RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store specified program code means in the form of instructions or data structures and that can be accessed by a general-purpose or special-purpose computer, or a general-purpose or special-purpose processor. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk and Blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

[0055] The previous description of the disclosure is provided to enable any person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the spirit or scope of

the disclosure. Thus, the disclosure is not intended to be limited to the examples and designs described herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

WHAT IS CLAIMED IS:

1. A method of forming a semiconductor fin of a FinFET device, comprising:

conformally depositing an amorphous or polycrystalline thin film of silicongermanium (SiGe) on the semiconductor fin;

oxidizing the amorphous or polycrystalline thin film to diffuse germanium from the amorphous or polycrystalline thin film into the semiconductor fin; and removing an oxidized portion of the amorphous or polycrystalline thin film.

- 2. The method of claim 1, in which a compressive strain in the semiconductor fin is greater than in a substrate supporting the semiconductor fin.
- 3. The method of claim 2, in which the semiconductor fin is substantially in a same crystal orientation as a surface of the substrate.
- 4. The method of claim 3, in which the crystal orientation of the semiconductor fin is the same before oxidizing the amorphous or polycrystalline thin film as the crystal orientation of the semiconductor fin is after oxidizing the amorphous or polycrystalline thin film.
- 5. The method of claim 1, in which the semiconductor fin is substantially single crystalline.
- 6. The method of claim 1, in which the conformally depositing comprises a non-selective deposition on surfaces of a plurality of different materials.
- 7. The method of claim 6, further comprising etching the thin film to provide a SiGe spacer on the semiconductor fin.
 - 8. The method of claim 7, in which the etching is anisotropic.
- 9. The method of claim 1, in which the conformally depositing comprises a selective deposition on surfaces of the semiconductor fin.
- 10. The method of claim 1, in which the semiconductor fin comprises silicon germanium or silicon.

11. The method of claim 1, further comprising diffusing germanium into a surface of a substrate supporting the semiconductor fin to provide an interface between the semiconductor fin and the substrate.

- 12. The method of claim 1, in which the FinFET device is integrated into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.
- 13. A fin field-effect transistor (FinFET) device on a substrate, comprising: a semiconductor fin comprising a conformally deposited amorphous or polycrystalline silicon-germanium (SiGe) thin film, in which germanium from the amorphous or polycrystalline thin film is diffused into the semiconductor fin.
- 14. The FinFET device of claim 13, in which a compressive strain in the semiconductor fin is greater than in the substrate supporting the semiconductor fin.
- 15. The FinFET device of claim 14, in which the semiconductor fin is substantially in a same crystal orientation as a surface of the substrate.
- 16. The FinFET device of claim 15, in which the crystal orientation of the semiconductor fin is the same before oxidizing the amorphous or polycrystalline thin film as the crystal orientation of the semiconductor fin is after oxidizing the amorphous or polycrystalline thin film.
- 17. The FinFET device of claim 13, in which the semiconductor fin is substantially single crystalline.
- 18. The FinFET device of claim 13, in which a SiGe portion of the semiconductor fin extends from a shallow trench isolation region of the substrate and a silicon portion of the semiconductor fin extends through the shallow trench isolation region of the substrate.
- 19. The FinFET device of claim 13, in which a surface of the substrate includes a portion of diffused germanium to provide an interface between the semiconductor fin and the substrate.

20. The FinFET device of claim 13, in which the semiconductor fin comprises silicon germanium or silicon.

- 21. The FinFET device of claim 13 integrated into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.
- 22. A method for forming a semiconductor fin of a FinFET device, comprising:

the step for conformally depositing an amorphous or polycrystalline thin film of silicon-germanium (SiGe) on the semiconductor fin;

the step for oxidizing the amorphous or polycrystalline thin film to diffuse germanium from the amorphous or polycrystalline thin film into the semiconductor fin; and


the step for removing an oxidized portion of the amorphous or polycrystalline thin film.

- 23. The method of claim 22, in which the FinFET device is integrated into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a computer, a hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.
- 24. A fin field-effect transistor (FinFET) device on a substrate, comprising: means for conducting current, in which germanium from an amorphous or polycrystalline silicon-germanium (SiGe) thin film is diffused into the current conducting means; and

the substrate coupled to the current conducting means.

- 25. The FinFET device of claim 24, in which a compressive strain in the current conducting means is greater than in the substrate coupled to the current conducting means.
- 26. The FinFET device of claim 24, integrated into a mobile phone, a set top box, a music player, a video player, an entertainment unit, a navigation device, a

computer, a hand-held personal communication systems (PCS) unit, a portable data unit, and/or a fixed location data unit.






FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11

8/11




FIG. 12A




FIG. 12B




FIG. 12C




FIG. 12D




FIG. 12E




FIG. 13




FIG. 14




FIG. 15

INTERNATIONAL SEARCH REPORT

International application No PCT/US2014/070579

A. CLASSIFICATION OF SUBJECT MATTER INV. H01L29/66 H01L29/78 H01L29/10 ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) $\mbox{H01L}$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

C. DOCUMI	ENTS CONSIDERED TO BE RELEVANT	
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Х	US 2008/003725 A1 (ORLOWSKI MARIUS K [US] ORLOWSKI MARIUS [US]) 3 January 2008 (2008-01-03)	1,5-10, 12,13, 17, 20-24,26
Y	paragraph [0027] - paragraph [0035]; claims; figures	2-4,11, 14-16, 18,19,25
X	EP 1 519 420 A2 (INTERUNIVERSITAIRE MICROELECTR [BE]) 30 March 2005 (2005-03-30) paragraph [0028] - paragraph [0033]; figures 4a-5	1-26
A	US 2011/193178 A1 (CHANG CHIH-HAO [TW] ET AL) 11 August 2011 (2011-08-11) paragraph [0013] paragraph [0018] 	1-26

Further documents are listed in the continuation of Box C.	X See patent family annex.
"A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is
"O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed	combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family
Date of the actual completion of the international search 26 February 2015	Date of mailing of the international search report $04/03/2015$
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Fax: (+31-70) 340-3016	Authorized officer Hoffmann, Niels

1

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2014/070579

		PC1/032014/070379
C(Continua	tion). DOCUMENTS CONSIDERED TO BE RELEVANT	
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2010/264468 A1 (XU JEFF J [TW]) 21 October 2010 (2010-10-21) paragraph [0018] - paragraph [0024] paragraph [0032] - paragraph [0034]	1-26
Υ	WO 2011/054776 A1 (IBM [US]; IBM UK [GB]; DORIS BRUCE [US]; CHENG KANGGUO [US]; BASKER VE) 12 May 2011 (2011-05-12) the whole document	2-4,11, 14-16, 18,19,25
Α	US 2011/024804 A1 (CHANG CHIH-HAO [TW] ET AL) 3 February 2011 (2011-02-03) paragraph [0023]	1-26
X,P	WO 2014/099013 A1 (INTEL CORP [US]; GLASS GLENN A [US]; AUBERTINE DANIEL B [US]; MURTHY A) 26 June 2014 (2014-06-26) paragraph [0055] - paragraph [0063]; figures 4a-d	1-26

1

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/US2014/070579

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2008003725 A1	03-01-2008	CN 101490857 A KR 20090031525 A TW 200802616 A US 2008003725 A1 US 2010044762 A1 WO 2008005612 A1	22-07-2009 26-03-2009 01-01-2008 03-01-2008 25-02-2010 10-01-2008
EP 1519420 A2	30-03-2005	EP 1519420 A2 US 2005093154 A1	30-03-2005 05-05-2005
US 2011193178 A1	11-08-2011	US 2011193178 A1 US 2013196478 A1	11-08-2011 01-08-2013
US 2010264468 A1	21-10-2010	CN 101866885 A US 2010264468 A1 US 2012018785 A1	20-10-2010 21-10-2010 26-01-2012
WO 2011054776 A1	12-05-2011	US 2011108920 A1 US 2011227165 A1 WO 2011054776 A1	12-05-2011 22-09-2011 12-05-2011
US 2011024804 A1	03-02-2011	CN 101986423 A JP 5465630 B2 JP 2011044706 A JP 2014045208 A KR 20110011573 A TW 201118959 A US 2011024804 A1 US 2014091362 A1	16-03-2011 09-04-2014 03-03-2011 13-03-2014 08-02-2011 01-06-2011 03-02-2011 03-04-2014
WO 2014099013 A1	26-06-2014	TW 201442117 A US 2014175543 A1 WO 2014099013 A1	01-11-2014 26-06-2014 26-06-2014