(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
7 January 2016 (07.01.2016)

(51) International Patent Classification:
H02J 7/00 (2006.01) G06F 1/26 (2006.01)
H03F 3/45 (2006.01)

(21) International Application Number:
PCT/US20 14/044942

(22) International Filing Date:
30 June 2014 (30.06.2014)

(25) Filing Language:
English

(26) Publication Language:
English


(72) Inventors: SAWYERS, Thomas; 11445 Compaq Center Dr W., Houston, Texas 77070 (US). LLOYD, Jon, G.; 11445 Compaq Center Dr W., Houston, Texas 77070 (US).


(54) Title: CANCEL VOLTAGE OFFSET OF OPERATIONAL AMPLIFIER

(57) Abstract: A system according to examples of the present disclosure includes a battery charger electrically coupled to a battery and a battery charging circuit. The battery charging circuit includes an operational amplifier having a negative input to receive a pre-bias voltage, a positive input, an output, and a voltage offset. The battery charging circuit also includes a charge controller having an analog-to-digital converter to receive a voltage output from the output of the operational amplifier and a voltage supply to supply a voltage input into the positive input of the operation amplifier to cancel the voltage offset of the operational amplifier. In the example, the voltage output of the charge controller is a function of the voltage input of the charge controller.

![Diagram of voltage offset cancellation process]

FIG. 4
Declarations under Rule 4.17:

— as to the identity of the inventor (Rule 4.17(i))

— as to applicant’s entitlement to apply for and be granted a patent (Rule 4.17(H))

Published:

— with international search report (Art. 21(3))
CANCEL VOLTAGE OFFSET OF OPERATIONAL AMPLIFIER

BACKGROUND

[0001] Many computing systems such as laptops, tablets, mobile phones, and other similar systems utilize batteries to receive power. As the computing systems function, the batteries are drained. Consequently, the batteries either need to be replaced or recharged from time to time so that the computing systems can continue to function.

BRIEF DESCRIPTION OF THE DRAWINGS

[0002] The following detailed description references the drawings, in which:

[0003] FIG. 1 illustrates a block diagram of a circuit for regulating battery charge current for a computing system by generating a signal bias to cancel the voltage offset of an operational amplifier using a charge controller according to examples of the present disclosure;

[0004] FIG. 2 illustrates a plot of the calibrated circuit offset bias according to examples of the present disclosure;

[0005] FIG. 3 illustrates a flow diagram of a method for regulating battery charging current according to examples of the present disclosure; and

[0006] FIG. 4 illustrates a flow diagram of the calibration process of the method for regulating current of FIG. 3 according to examples of the present disclosure.

DETAILED DESCRIPTION

[0007] Charging the battery of a computing system such as a laptop, tablet, mobile phone, or other similar system provides mobility and continued usability of the systems. For example, many users of these computer systems utilize such computing systems while away from a steady power source. However, the batteries drain over time as a result of use of the systems. As such, the batteries need to be recharged from time to time.

[0008] To recharge the battery for a computing system, it may be desirable to send a known current through the battery. In this way, the battery may be
charged at a preferred rate. That is, the battery may be charged as fast as possible without degrading the battery. If the battery is charged too quickly, the integrity of the battery may be compromised, causing the battery to experience a failure, a shortened usable lifespan, or a catastrophic event. However, charging the battery too slowly is inconvenience for the user of the computing system because the user cannot use the system until the battery is recharged (at least partially).

[0009] Currently, computing systems may implement operational amplifiers to regulate the battery charging voltage or current. For example, computing systems may implement an error correcting circuit having an operational amplifier in which a reference signal is fed into the positive terminal of the operational amplifier and a feedback signal is fed into the negative terminal of the operational amplifier. However, the voltage offset inherent in operational amplifiers result in less than ideal battery charging current control. Previous solutions include utilizing a more expensive, low-offset operational amplifier or a more expensive, dedicated current sense amplifier to provide an optimal charge to a battery. In addition to being expensive, the voltage offset of the operational amplifiers may vary with age and/or operating conditions. Other implementations for providing an optimal battery charge may utilize an existing calibration method to characterize the amplifier by electrically disconnecting it from the intended application, connecting and applying a test signal, recording results, and reconnecting it to the intended application. However, this approach requires either the inclusion of extra switches and control signals on a computing system's printed circuit assembly (PCA), or a special in-circuit test process during manufacture that is enabled by additional PCA components.

[0010] Various implementations are described below by referring to several examples of regulating battery charge current by generating a signal bias to cancel the voltage offset of a current regulator using an embedded controller. A system according to examples of the present disclosure includes a battery charger electrically coupled to a battery and a battery charging circuit. The battery charging circuit includes an operational amplifier having a negative input to receive a pre-bias voltage, a positive input, an output, and a voltage offset. The battery charging circuit also includes a charge controller having an analog-to-digital converter to
receive a voltage output from the output of the operational amplifier and a voltage supply to supply a voltage input into the positive input of the operational amplifier to cancel the voltage offset of the operational amplifier. In the example, the voltage output of the charge controller is a function of the voltage input of the charge controller.

[0011] The techniques described herein enable very accurate regulation using low-cost operational amplifiers. Moreover, small charge currents can be accurately controlled using the low-cost operational amplifiers. These and other advantages will be apparent from the description that follows.

[0012] FIG. 1 illustrates a block diagram of a circuit 110 for regulating battery charge current for a computing system 100 by generating a signal bias to cancel the voltage offset $V_{os}$ of an operational amplifier 120 using a charge controller 130 according to examples of the present disclosure. FIG. 1 includes particular components, modules, etc. according to various examples. However, in different implementations, more, fewer, and/or other components, modules, arrangements of components/modules, etc. may be used according to the teachings described herein. In addition, various components, modules, etc. described herein may be implemented as one or more software modules, hardware modules, special-purpose hardware (e.g., application specific hardware, application specific integrated circuits (ASICs), embedded controllers, hardwired circuitry, etc.), or some combination of these.

[0013] It should be understood that the computing system 100 may include any appropriate type of computing device, including for example smartphones, tablets, desktops, laptops, workstations, servers, smart monitors, smart televisions, digital signage, scientific instruments, retail point of sale devices, video walls, imaging devices, peripherals, or the like.

[0014] In the example shown in FIG. 1, the computing system 100 includes a battery charger 102 electrically coupled to a battery 104 and a battery charging control circuit 110. The battery charger 102 may represent any appropriate variety of battery charger typically associated with charging batteries such as battery 104. The battery charger receives a voltage input $V_h$, such as by plugging the battery charger 102 into an electrical outlet or other suitable power source. The battery
charger 102 then supplies a charge current to the battery 104, which in turn
supplies power to the computing system 100.

[0015] The battery charging control circuit 110 regulates the charge current supplied by the battery charger 102 to the battery 104 through a control signal. By regulating the charge current supplied to the battery 104, the battery may be optimally charged. That is, the battery 104 may be charged at the fastest rate possible that remains advantageous to the integrity of the battery 104.

[0016] The battery charging control circuit 110 includes an operational amplifier (or "op amp") 120, a charge controller 130 and an assortment of resistors, capacitors, and voltage sources as shown in FIG. 1. During calibration, the battery charging control circuit 110 operates by applying a pre-bias voltage \( V_a \) through \( R_s \) as an input signal into the negative terminal of op amp 120 as the reference signal and by applying a programmable reference \( V_o \) as the feedback signal into the positive input of the op amp 120. When regulation is achieved, the final value of voltage \( V_o \) may be stored within the charge controller 130 as a voltage bias value. The voltage bias value is then applied during charging to cancel the voltage offset \( V_{os} \) of the op amp 120 and the effect of the pre-bias voltage \( V_a \) through \( R_s \), and thus the voltage bias of the battery charging control circuit 110.

[0017] Current sensing utilizes a low-value current sense resistor \( R_i \) to generate a voltage signal from the charge current without dissipating much power. This signal is the amplified to produce a signal that is large enough to be used. An example is shown in the battery charging control circuit 110 of FIG. 1. The charge current passes through sense resistor \( F_n \), which generates a sense voltage \( V_s \). The sense voltage \( V_s \) is fed back into the op amp 120 through \( R_3 \), where it is compared to voltage \( V_1 \), which may be a smaller voltage derived from a larger voltage \( V_o \).

[0018] When charging, the voltage \( V_1 \) is set by the output voltage \( V_o \) of a programmable digital-to-analog converter (DAC) or by a programmable pulse width modulator (PWM) signal collectively referred to as voltage supply (VS) 132, which is contained within the charge controller 130. Capacitor \( C_1 \) filters the PWM signal, in examples, into a direct current average. The op amp 120 senses the feedback voltage \( V \) through \( R_3 \) at the negative input of the op amp 120 (\( V^- \)), and compares it to the reference voltage \( V_1 \) at the positive input (for example) of the op amp 120.
(V+). The voltage difference between the positive and negative terminals of the op amp 120 (V+) and (V-) is amplified and output as voltage \( V_3 \) which drives other elements (e.g., transistor Q1 and resistor \( R_s \)) to control the charging current. Resistor \( R_3 \) and capacitor \( C_2 \) control the amount, and frequency response, of the amplification performed by op amp 120. If the feedback \( V_f \) is greater than the reference \( V_i \), then \( V_s \) is reduced, which reduces the charge current, which reduces \( V_o \) thus regulating \( V_i \) virtually equal to \( V_f \). Consequently, the charge current is regulated to the desired value (i.e., to a value that promotes fast battery charging while reducing any negative effects on the battery).

[0019] The op amp 120 also includes a voltage offset \( V_{os} \) which acts as a small direct current error inside the amplifier. Such an error is common within operational amplifiers and can vary depending on the manufacturing processes and tolerances used to manufacture the op amp, the operating conditions of the op amp, the age of the op amp, and combinations of these and other factors. If the feedback signal is small, such as the small voltage across a current sense resistor \( R_i \), the \( V_{os} \) causes the op amp to regulate to the wrong level.

[0020] To accomplish this and to permit calibration of the battery charging control circuit 110, a pre-bias voltage \( V_4 \) is passed through resistor \( R_4 \) into the negative terminal (V-) of the op amp 120. In examples, \( V_4 \) may be an existing 5V or 3.3V voltage rail or other suitable voltage source. The pre-bias voltage \( V_4 \) may be greater than half the range of the voltage offset of the op amp 120. For example, if the range of the voltage offset of the op amp 120 is +/- 9 millivolts, the pre-bias voltage \( V_4 \) as it is received at the negative terminal (V-) of the op amp 120 through resistor \( R_4 \) is greater than 9 millivolts. This enables the negative terminal (V-) of the op amp 120 to receive a positive voltage current offset that is greater than the op amp offset \( V_{os} \).

[0021] In an example, a voltage offset \( V_{os} \) of an op amp such as op amp 120 may be +/- 9 mV. In this example, a voltage \( V_4 \) is passed through resistor \( R_4 \), which causes a current to be sent into resistor \( R_3 \), causing a circuit offset voltage \( V_{circ} \), equal to the voltage drop across resistor \( R_3 \). The values of voltage \( V_4 \) and resistor \( R_4 \) are chosen to make \( V_{circ} > V_{os} \). Therefore, when charge current is zero, \( V_i \) is zero, the charge controller 130 output \( V_o \) is zero, \( V_i \) is zero, \( V(+) \) is equal
to Vos, (V-) is equal to VCIRCUIT, and (V-) is greater than (V+), so V₃ decreases to zero. At this point, the battery charging control circuit 110 may begin calibration to calculate a value for Vₒ that will produce a correct bias that can be applied to cancel out the voltage offset Vₒ₃ of the op amp 120.

[0022] The charge controller 130 also includes an analog-to-digital converter (ADC) 134, which is used during calibration to sense the output V₃ of op amp 120. When battery charging is enabled, the calibration routine is run first, before charging begins. During calibration, there is no charge current so Vₙ is zero. The negative input (V-) of the op amp 120 is set by V₄, R₄, and R₃ as (V-) = V₄ x R₃/(R₃ + R₄) = VCIRCUIT. Next, the charge controller 130 enters a calibration cycle (shown in detail in FIG. 4), and uses the op amp 120 output voltage V₃ to set Vₒ, according to the following formula: Vₒ = K₁ - (K₂ x V₃), where K₁ and K₂ are constants. In an example, during calibration, Vₒ and V₃ are each limited within a defined operational range.

[0023] Initially, V₃ is zero, so Vₒ steps up to voltage Kᵢ. This charges capacitor C₁, and consequently V₁ increases toward a voltage V₁ = Vₒ x R₂/(R₁ + R₂). This V₁ is summed with Vₒ to make (V+) = V₁ + Vₒ. The op amp 120 then amplifies the difference between the positive and negative terminals (V+) and (V-), resulting in output V₃. As (V+) begins to exceed (V-), V₃ rises, but the rate of rise is slowed by capacitor C₂. As V₃ in turn rises, the charge controller 130 samples V₃; when V₃ rises within a certain range, the charge controller 130 sets Vₒ lower, which lowers V₁. The circuit time constants are set such that the op amp output V₃ settles into regulation to a steady state value, which cancels the total offset (circuit offset plus Vₒ₃). The voltage versus time plots of Vₒ, V₁, and V₃ are illustrated in FIG. 2.

[0024] In this condition, the steady state output from the charge controller 130 (Vₒ), is the value needed to cancel V₃CIRCUIT + Vₒ₃. the circuit and op amp offsets (which are equal to V₁). This value of Vₒ is stored in a memory of the charge controller (not shown), and calibration of the battery charging control circuit 110 is complete. In examples, V₃ may be prevented from rising high enough to turn on transistor Q₁, thus preventing any incidental battery charging during the calibration process.
During the calibration process, the op amp 120 is configured as an error amplifier, just as when used as a current regulator, except that the functions of the inputs (V+) and (V-) are inverted as shown in FIG. 1. The op amp 120 senses the feedback voltage \(V_1\) at (V+), and compares it to the reference voltage \(V_a x R_3/(R_3+R_d)\) at (V-). The voltage difference between terminals (V+) and (V-) is amplified and output as voltage \(v_3\), which drives other elements to control the voltage \(V_1\). The charge controller 130, resistor \(R_1\), resistor \(R_2\), and capacitor \(C_1\) control the amount, and frequency response, of the amplification by the op amp 120. Because this feedback is input to the (V+) terminal of the op amp, the procedure provides the phase reversal to cause the negative feedback needed to achieve regulation. If the feedback \(V_1\) is greater than the reference (V-), then \(v_3\) is increased so that the charge controller 130 causes \(V_o\) to be reduced. This in turn reduces \(V_1\), thus regulating \(V_1\) to virtually equal (V-), which equals the circuit and op amp offsets. This process measures the total offset voltage and identifies the steady state value of \(V_o\) needed to cancel the effects of the battery charging control circuit's 110 offsets. In this manner, the op amp 120 automatically identifies the offset voltage of the battery charging control circuit 110 and op amp 120.

After calibration of the battery charging control circuit 110, the battery charging begins. The stored value \(V_o\) is used as a fixed offset term (a voltage bias value) to set the charge current. The charge controller 130 output \(V_o\) is set equal to a constant \(K_3\) times the desired charge (I\(_d\)) current plus the stored voltage bias value (e.g., \((K_3 x I_d) + V_{bias}\)). In this way, a battery charging current is supplied to the battery 104 via the battery charger 102 responsive to the battery charger receiving a control signal representative of the voltage from the battery charging circuit.

FIG. 2 illustrates a plot of the calibrated circuit offset bias according to examples of the present disclosure. In the example shown, voltage \(V_o\) starts out at an initial value of 1.32 volts and remains constant for the first 40-50 milliseconds as capacitor \(C_1\) is charging. Meanwhile, during an approximately similar period of time, capacitor \(C_2\) is charging as shown by the plot of \(V_1\). Once capacitor \(C_1\) is charged, the voltage \(V_o\) drops to a steady value of 17.9 millivolts. During the charging time of the capacitors \(C_1\) and \(C_2\), the output of the op amp \(v_3\) gradually
rises as \( V_o \) decreases. Between the roughly 80-100 millisecond range, \( v_3 \) begins to stabilize, which is reflected by \( V_o \) stabilizing. In this example, the value of \( V_o \) represents a voltage bias value of 0.69 volts. It should be understood that the values and plots shown in the example of FIG. 2 are merely intended as being one possible example implementation of the techniques described herein and should not be construed as limiting.

[0028] FIG. 3 illustrates a flow diagram of a method for regulating battery charging current according to examples of the present disclosure. The method 300 may be executed by a computing system such as computing system 100 of FIG. 1 or may be stored as instructions on a non-transitory computer-readable storage medium that, when executed by a processor, cause the processor to perform the method 300. In one example, method 300 may include: initiating a battery charging (block 302); calibrating a battery charging circuit (304); determining a desired charge (306); using a voltage input to an op amp to control charge current (block 308); supply battery charging current (block 310); and determining whether the charge is complete (block 312).

[0029] At block 302, the method 300 includes initiating a battery charging. Battery charging may be initiated, for example, by a battery charger (e.g. battery charger 102 of FIG. 1) of a computing system (e.g., computing system 100 of FIG. 1) being plugged into a power source (e.g., \( V_{in} \) of FIG. 1). The method 300 continues to block 304.

[0030] At block 304, the method 300 includes calibrating a battery charging circuit. The calibration process is described below with reference to FIG. 4. Generally, the calibration process may include reading an output voltage of an op amp (block 402 of FIG. 4); determining whether the output voltage is stable (block 404 of FIG. 4); adjusting the input value of the op amp when the output voltage is not stable (block 406 of FIG. 4); and storing the input voltage value as a voltage bias value when the output voltage is stable (block 408 of FIG. 4).

[0031] The battery charging circuit, in examples, may include an operational amplifier having a negative input to receive a pre-bias voltage, a positive input, an output, and a voltage offset. The battery charging circuit may further include a charge controller having an analog-to-digital converter to receive a voltage output
from the output of the operational amplifier and a voltage supply to supply a voltage input into the positive input of the operational amplifier, wherein the voltage input is a function of the voltage input. The voltage supply may be a digital-to-analog converter in some examples or a pulse width modulator in other examples. The method 300 continues to block 306.

[0032] At block 306, the method 300 includes determining a desired charge current for the battery charging circuit. The method 300 continues to block 308.

[0033] At block 308, the method 300 includes using op amp voltage input to apply the desired charge current to regulate the charge current to the battery charger (e.g., battery 102 of FIG. 1). The method continues to block 310.

[0034] At block 310, the method 300 includes supplying a battery charging current to the battery. For example, the battery charger 102 may supply a battery charge current to a battery (e.g., battery 102 of FIG. 1), with the charge current being dependent upon the battery charging circuit calibration and voltage bias value. The method continues to block 312.

[0035] At block 312, the method 300 includes determining whether the charge is complete, and if the charge is not complete, the method 300 returns to block 306 to determine the desired charge and continue charging the battery (e.g., battery 104 of FIG. 1). If the charge is complete, the battery charger (e.g., battery charger 102) discontinues charging the battery (e.g., battery 104 of FIG. 1).

[0036] Additional processes also may be included, and it should be understood that the processes depicted in FIG. 3 represent illustrations, and that other processes may be added or existing processes may be removed, modified, or rearranged without departing from the scope and spirit of the present disclosure.

[0037] FIG. 4 illustrates a flow diagram of the calibration process of the method for regulating current in a circuit such as the battery charging circuit of FIG. 3 according to examples of the present disclosure. The method 400 may be executed by a computing system such as computing system 100 of FIG. 1 or may be stored as instructions on a non-transitory computer-readable storage medium that, when executed by a processor, cause the processor to perform the method 400. In one example, method 400 may include: reading an output voltage of an op amp (block 402); determining whether the output voltage is stable (block 404);
adjusting the input value of the op amp when the output voltage is not stable (block 406); and storing the input voltage value as a voltage bias value when the output voltage is stable (block 408).

[0038] At block 402, the method 400 includes reading an output voltage of an op amp (e.g., op amp 120 of FIG. 1). For example, a computing system (e.g., computing system 100 of FIG. 1) may read a voltage output (e.g., voltage $V_o$ of FIG. 1) using an analog-to-digital converter of the computing system (e.g. ADC 134 of charge controller 130 of FIG. 1). The method 400 continues to block 404.

[0039] At block 404, the method 400 includes determining whether the output voltage is stable. For example, responsive to determining that the voltage output from the operational amplifier in a current regulating circuit is not stable, the computing system (e.g., computing system 100 of FIG. 1) inputs a voltage input (e.g., voltage $V_o$ of FIG. 1) into the operational amplifier (e.g., op amp 120 of FIG. 1) in the current regulating circuit equal to a first constant value minus the voltage output times a second constant value until the voltage output is stable (block 406). The voltage input may be generated by a digital-to-analog converter in some examples or by a pulse width modulator in other examples (e.g., voltage source 132 of the charge controller 130 of FIG. 1). The stable voltage output may not be limited or clamped by the output voltage range of the op amp in some examples. The method 400 continues to block 408.

[0040] At block 408, the method 400 includes storing the input value of the op amp when the output voltage is stable. For example, responsive to determining that the voltage output from the operational amplifier in the current regulating circuit is stable, the computing system (e.g., computing system 100 of FIG. 1) stores the voltage output (e.g., voltage $V_o$ of FIG. 1) as a voltage bias value, which may be utilized in a current regulating circuit (e.g. battery charging control circuit 110 of FIG. 1) to cancel an offset voltage in the operational amplifier.

[0041] Additional processes also may be included. For instance, it may again be determined whether the voltage output from the operational amplifier in the battery charging circuit is stable responsive to inputting the voltage input into the operational amplifier. It should be understood that the processes depicted in FIG. 4 represent illustrations, and that other processes may be added or existing
processes may be removed, modified, or rearranged without departing from the scope and spirit of the present disclosure.

[0042] It should be emphasized that the above-described examples are merely possible examples of implementations and set forth for a clear understanding of the present disclosure. Many variations and modifications may be made to the above-described examples without departing substantially from the spirit and principles of the present disclosure. Further, the scope of the present disclosure is intended to cover any and all appropriate combinations and subcombinations of all elements, features, and aspects discussed above. All such appropriate modifications and variations are intended to be included within the scope of the present disclosure, and all possible claims to individual aspects or combinations of elements or steps are intended to be supported by the present disclosure.
WHAT IS CLAIMED IS:

1. A method comprising:
   determining, by a computing system, whether a voltage output from an operational amplifier in a current regulating circuit is stable, the voltage being read by an analog-to-digital converter of the computing system;
   responsive to determining that the voltage output from the operational amplifier in the current regulating circuit is not stable, inputting, by the computing system, a voltage input into the operational amplifier in the current regulating circuit equal to a first constant value minus the voltage output times a second constant value until the voltage output is stable; and
   responsive to determining that the voltage output from the operational amplifier in the current regulating circuit is stable, storing, by the computing system, the voltage output value as a voltage bias value to cancel an offset of the current regulating circuit.

2. The method of claim 1, wherein the current regulating circuit is a battery charging circuit.

3. The method of claim 1, wherein the voltage input is generated by a digital-to-analog converter.

4. The method of claim 1, wherein the voltage input is generated by a pulse width modulator.

5. The method of claim 1, further comprising:
   responsive to inputting the voltage input into the operational amplifier, determining, by the computing system, whether the voltage output from the operational amplifier is stable.

6. A computing system comprising:
   a battery charger electrically coupled to a battery and a battery charging circuit, the battery charging circuit further comprising:
an operational amplifier having a negative input to receive a pre-bias voltage, a positive input, an output, and a voltage offset; and

a charge controller having an analog-to-digital converter to receive a voltage output from the output of the operational amplifier and a voltage supply to supply a voltage input into the positive input of the operation amplifier to cancel the voltage offset of the operational amplifier,

wherein the voltage output of the charge controller is a function of the voltage input of the charge controller.

7. The computing system of claim 6, wherein the pre-bias voltage received at the negative input of the operational amplifier is greater than the half the range of the voltage offset of the operational amplifier.

8. The system of claim 6, wherein the voltage supply is a digital-to-analog converter.

9. The system of claim 6, wherein the voltage supply is a pulse width modulator.

10. A method, comprising:
initiating, by a computing system, a battery charging;
calibrating, by the computing system, a battery charging circuit, the battery charging circuit further comprising:
an operational amplifier having a negative input to receive a pre-bias voltage, a positive input, an output, and a voltage offset, and

a charge controller having an analog-to-digital converter to receive a voltage output from the output of the operational amplifier and a voltage supply to supply a voltage input into the positive input of the operation amplifier;

determining, by the computing system, a desired charge current for the battery charging circuit;
applying, by the computing system, the desired charge current to the battery charging circuit to cancel the voltage offset of the battery charging circuit; and

supplying, by the computing system, a battery charging current to the battery.

11. The method of claim 10, wherein the voltage output of the charge controller is a function of the voltage input of the charge controller.

12. The method of claim 10, further comprising:

determining, by the computing system, whether the battery charging is complete.

13. The method of claim 12, further comprising:

responsive to determining that the battery charging is not complete, determine a desired current charge for the battery charging circuit; apply the voltage to control the battery charging current; and supply the battery charging current to the battery.

14. The method of claim 10, wherein the voltage supply is a digital-to-analog converter.

15. The method of claim 10, wherein the voltage supply is a pulse width modulator.
FIG. 2
300

START

INITIATE CHARGING 302

CALIBRATE CHARGING CIRCUIT 304

DETERMINE DESIRED CHARGE CURRENT 306

USE OP AMP INPUT TO CONTROL CHARGE CURRENT 308

SUPPLY CHARGING CURRENT 310

CHARGE COMPLETE? 312

NO

YES

END

FIG. 3
START

READ OUTPUT VOLTAGE OF OP AMP

IS OUTPUT VOLTAGE STABLE?

STORE PRESENT V₀ VALUE AS V_BIAS

SET

V₀ = K₁ - (K₂ × V₃)

END

FIG. 4
INTERNATIONAL SEARCH REPORT

International application No. PCT/US2014/044942

A. CLASSIFICATION OF SUBJECT MATTER

H02J 7/10(2006.01)i, H03F 3/45(2006.01)i, G06F 1/26(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H02J 7/10; H02J 7/00; H01M 10/44; H03F 3/45; G06F 1/26

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models
Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKOMPASS(KIPO internal) & Keywords: power, controller, regulating circuit, OPAMP, offset, voltage, battery, charge, digital, PWM, calibrating

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 2009-0051329 AI (KELICHI ASHIDA) 26 February 2009 See abstract, paragraphs [0018]-[0037] and figures 3-5.</td>
<td>1-15</td>
</tr>
<tr>
<td>A</td>
<td>US 2005-0099158 AI (SHOJI MATSUDA) 12 May 2005 See paragraphs [0030]-[0042], claim 1 and figures 1-2.</td>
<td>1-15</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C. See patent family annex.

Date of the actual completion of the international search
27 March 2015 (27.03.2015)

Date of mailing of the international search report
30 March 2015 (30.03.2015)

Name and mailing address of the ISA/KR
International Application Division
Korean Intellectual Property Office
189 Cheongna-ro, Seo-gu, Daejeon Metropolitan City, 302-701, Republic of Korea
Facsimile No. +82-42 472 7140

Authorized officer
LEE, Myung Jin
Telephone No. +82-42-481-8474

Form PCT/ISA/210 (second sheet) (January 2015)
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td>US 2009-0051329 Al</td>
<td>26/02/2009</td>
<td>CN 101373902 A</td>
<td>25/02/2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN 101373902 B</td>
<td>25/05/2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2009-055652 A</td>
<td>12/03/2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 4755153 B2</td>
<td>24/08/2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 200919131 A</td>
<td>26/02/2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 1461878 B</td>
<td>21/11/2014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 8274259 B2</td>
<td>25/09/2012</td>
</tr>
<tr>
<td>US 2005-0099158 Al</td>
<td>12/05/2005</td>
<td>CN 100505472 C</td>
<td>24/06/2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CN 1614853 A</td>
<td>24/06/2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 1530277 Al</td>
<td>24/06/2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 7638981 B2</td>
<td>24/06/2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 3157127 B2</td>
<td>16/04/2001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 385560 A</td>
<td>21/03/2000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 385560 B</td>
<td>21/03/2000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6150797 A</td>
<td>21/11/2000</td>
</tr>
</tbody>
</table>