# (19) World Intellectual Property Organization

International Bureau



# 

(43) International Publication Date 31 March 2005 (31.03.2005)

**PCT** 

# (10) International Publication Number WO 2005/029578 A1

(51) International Patent Classification<sup>7</sup>: H01L 21/768

(21) International Application Number:

PCT/IB2004/051676

(22) International Filing Date:

2 September 2004 (02.09.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

03103525.6

24 September 2003 (24.09.2003) EP

- (71) Applicant (for AE, AG, AL, AM, AT, AU, AZ, BA, BB, BE, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CY, CZ, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, SZ, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW only): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (71) Applicant (for DE only): PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH [DE/DE]; Steindamm 94, 20099 Hamburg (DE).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): DEKKER, Ronald [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). MICHIELSEN, Theodorus, M. [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). TOMBEUR,

Antoon, M., H. [BE/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). FOCK, Johann-Heinrich [DE/DE]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).


- (74) Agent: ELEVELD, Koop, J.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SEMICONDUCTOR DEVICE, METHOD OF MANUFACTURING SAME, IDENTIFICATION LABEL AND INFORMATION CARRIER



(57) Abstract: The semiconductor device (100) comprises an integrated circuit (20) and a first and a second contact face (31,33). These are connected with vertical interconnects (32,34) to the integrated circuit (20). This integrated circuit (20) is present in a semiconductor layer of a substrate. This substrate is absent in a non-active area (B). This leads to the fact that on the side faces (101) of the device (100) neither conductive material nor parts of the semiconductor substrate are exposed. On lamination of the device between two metallized foils into an identification label, the risk of short-circuitry due to undesired contact at the side face (101) of the device (100), is prevented thereby.





PHNL031150

1

Semiconductor device, method of manufacturing same, identification label and information carrier

The invention relates to a semiconductor device having a first and an opposite second side, comprising:

- a substrate comprising a semiconductor layer and an electrically insulating layer and being present on the first side of the device;

5 - an integrated circuit provided with a plurality of semiconductor elements, which are defined in or on the semiconductor layer and are interconnected according to a desired pattern in an interconnect structure;

a first contact face that is present on the first side of the device, and

- a second contact face that is present on the second side of the device, and is connected to the interconnect structure.

The invention also relates to a method of manufacturing such a semiconductor device.

The invention further relates to an identification label and an information carrier comprising such a semiconductor device.

15

20

25

10

Such a semiconductor device is known from WO-A 02/075647. The known device is an integrated circuit that is provided on its opposite sides with electrically conductive contact faces. The integrated circuit is - according to conventional technology - defined in a silicon substrate layer, on surface of which an electrically insulating layer is present. This insulating layer is generally a thermal oxide layer. This structure has the advantage that the assembly in an identification label is simplified: the first and the second side can be exchanged.

It is a disadvantage of the known device, that it is less suitable for assembly in a metal strip. Such a metal strip will cover not only one of the first and second sides of the device, but also any side faces. This may lead to leakage currents and parasitic effects, particularly at higher frequencies, for the semiconductor elements in the substrate.

PHNL031150

10

15

20

25

30

2

It is therefore a first object of the invention to provide a semiconductor device of the kind mentioned in the opening paragraph, which is less sensitive to parasitic effects during assembly in a metal strip.

This object is achieved in that:

- 5 an electrically insulating support layer is present, which covers on the second side the integrated circuits and extends laterally around the integrated circuit in a non-active area, through which support layer a vertical interconnect is present to connect the second contact face with the interconnect structure;
  - the semiconductor layer is laterally partially removed so as to be absent in the non-active area, and
  - the first contact face is connected to the interconnect structure through a vertical interconnect.

The integrated circuit in the device of the invention is in fact an island within an encapsulation, that is electrically insulating at least for the larger part and except for the vertical interconnects. Due to this island-like structure and the vertical interconnects, there is no risk of the semiconductor substrate or any interconnects on a side face coming into contact with any metal foil. Then any uncontrollable and undesired effects giving rise to degraded functioning or even malfunctioning are prevented in this way.

The non-active area of the device is an area laterally around an active area in which the integrated circuit is defined. The non-active area and the active area may be complementary to fill the complete surface area of the device. However, it is not excluded that there is an intermediate area between the active and the non-active area. The non-active area is then an edge area. Already herewith, the object of the invention to prevent any short-circuitry during lamination is achieved.

It is an advantage of the device of the invention, that the thickness of the substrate can be reduced without imparing the stability of the device. In fact, the support layer take over the function of support from the semiconductor substrate. As the support layer can be chosen freely, this allows the device as a whole to be bendable or even completely flexible.

It is another advantage, as a consequence of the thinning, that the device can be completely or largely transparent. This feature is advantageous in view of the possible security functions.

PHNL031150

5

10

15

20

25

30

3

It is a further advantage of the limitation of the semiconductor layer of the substrate to certain islands that individual devices can be easily separated from each other: there need not be any ceramic material or metal that must be cut through.

In a suitable embodiment, the vertical interconnect to the first contact face is present in the non-active area, the first contact face being defined in an electrically conducting layer. The presence of the first contact face in a separate layer, instead of as a highly doped zone on the second side of the substrate, reduces the resistance from the contact face to the actual circuit. It furthermore reduces the risk of undesired interaction between the vertical interconnect through the substrate and neighboring semiconductor elements.

In a preferred embodiment, the electrically insulating layer is laterally substantially continuous so as to be present in the non-active area. Particularly, this insulating layer extends through the complete device from the one side face to the opposite side face. Such a continuous presence is not only beneficial to the stability of the device; it is also an effective barrier layer - particularly an etch stop layer - during processing. The effectiveness is large, in that it can be used as such both during the processing from the first side, and from the second side. Furthermore, the insulating layer, which is or comprises oxide by preference, allows to establish adequate adhesion with the organic layers.

The semiconductor device of the present invention can be provided in at least two technologies. In the first technology, use is made of a monocrystalline semiconductor substrate, on the second side of which the elements are defined and a thermal oxide layer is provided. While thinning the substrate, the active area of the semiconductor elements is protected against the etching means (wet or dry) by a hard mask. As a result, the device is provided with a mesa on its first side.

In a second technology, use is made of a substrate with a buried oxide layer. A well-known example of such a substrate is a silicon-on-insulator (SOI) substrate. The use of an SOI substrate allows the resulting device to be not just bendable, but completely flexible. This is particularly advantageous for identification labels, in which the presence of an integrated circuit is preferably kept secret. In this case, an electrically insulating layer is present on the second side of the substrate, and the vertical interconnect extends through it. Instead of or in addition to an electrically insulating layer of an oxide, a passivation layer can be present, for instance a nitride and particularly a nitride provided with an LPCVD. This layer will prevent the diffusion of impurities, including water, from the environment to the devices after the removal of the substrate. As the base layer of this SOI substrate is meant as

PHNL031150

5

10

15

20

25

30

4

a support only, it will be clear for the skilled person that it is to be removed to provide the desired flexibility.

In a preferred embodiment, the interconnect structure is provided with a first and a second via pad, which are present in the non-active area, and at which pads the first and the second vertical interconnects respectively are present. Due to the provision of the vertical interconnects outside the active area of the semiconductor elements, chemical contamination and parasitic electrical interaction can be prevented or at least considerably reduced.

Moreover, any cracking as a result of pressure differences or differences in thermal expansion is more easily prevented if the vertical interconnects are constructed outside the active area, that is in practice a multilayer stack of a number of thin and vulnerable layers. Particularly the second via pad has large-scale dimensions as compared to other patterns in the integrated circuit. It may be for instance about 10 by 10 micrometers or larger, as a consequence of the thickness of the support layer and an etching step through this support layer.

It is highly preferred that the via pads are present on the electrically insulating layer that is part of the substrate. This presence is advantageous for the stability. In a further embodiment, the via pads and the vertical interconnect comprise a ductile material, such as Al. The electrically insulating layer comprises an oxide layer by preference.

The support layer preferably comprises an organic material. Such a material can be chosen to be photosensitive. It can furthermore have a large thickness, for instance in the range from 5 to 20 microns, so as to provide the required support, but is nevertheless not detrimental to the flexibility. It may also have a low dielectric constant. This limits the parasitic capacity between the first and the second contact face. Alternatively, the dielectric constant can be amended and increased to desire. The resulting parasitic capacitor can be used as a tuning capacitor, which is particularly suitable in combination with a dipolar antenna.

In a further preferred embodiment, a support layer is present on the first side of the device as well. The device is therewith encapsulated on both sides in such a support layer. This has a considerable advantage in view of the bending properties. The device has turned out to be more sensitive to compressive stress than to elastic stress. The compressive stress may lead to microcracks in the semiconductor layer and/or the interconnect structure. By the provision of a support layer on the first side as well, the compressive stress can be relaxated to this support layer. As will be clear, the support layer thereto has sufficient elasticity.

PHNL031150

10

15

20

25

5

The device of the invention can be suitably integrated in an identification label further incorporating an antenna for wireless transmission. Next to identification labels for use in logistics or in security of products such an identification label can be a security paper, and documents incorporating such paper, such as bank notes, passports and other tickets. As is well-known in the art, it appears preferable to attach an integrated circuit in a bank note to the security thread which is present in the bank note. The security thread may be used as a dipole antenna with any modifications needed. In view of the ease of assembly and its flexibility, the device of the invention is suited very well to this purpose. Furthermore, the parasitic capacitors between the first and second contact faces can be designed to function as a tuning capacitor for the desired frequency.

Alternatively, the device of the invention can be integrated in other apparatus, including an information carrier, such as a DVD or a CD, or even a smart card.

The coupling between the device of the invention and the antenna may be realized both as a DC coupling, for instance with anisotropically conducting glue, but also capacitively, in that the contact faces form capacitor electrodes together with the antenna. It can be advantageous in that the semiconductor device is provided with glue before assembly. A particularly suitable glue is that type of which the adhesive force increases on heating.

It is a second object of the invention to provide a method of manufacturing a semiconductor device of the invention in a robust manner. This object is achieved in that the method comprises the steps of:

- providing a substrate with a semiconductor layer and an electrically insulating layer, an integrated circuit provided with a plurality of semiconductor elements being defined in an active area, the semiconductor elements being mutually interconnected according to a desired pattern in an interconnect structure, which interconnect structure comprises a first and a second via pad, which via pads are present in an area that is laterally substantially outside the active area:
- applying a support layer of an electrically insulating material on the second side and providing a contact window in the support layer corresponding to the second via pad;
- applying electrically conductive material in a desired pattern on the second side, therewith providing a second contact face and a second vertical interconnect between the said contact face and the second via pad;
  - attaching the substrate on its second side to a carrier with removable attaching means;

PHNL031150

5

10

15

20

25

30

6

- thinning the substrate from the first side, so that the insulating layer of the substrate is exposed at least in some non-active areas laterally outside and around the active area;

- providing a first contact face on the first side, which is connected to the first via pad through a first vertical interconnect extending at least through the insulating layer, and
  - removing the thus obtained semiconductor device from the carrier.

This method according to the invention leads to a semiconductor device that is similar to the one known from EP-A 1,256,983, but which has the clear advantage of having contacts both on the bottom and the top side.

It is particularly preferred to use an SOI-type substrate. In this case, the insulating layer is buried in the substrate. The substrate further comprises a base layer and the semiconductor layer, which base layer is removed in the thinning step and in and on a surface of which semiconductor layer the semiconductor elements are defined.

The first vertical interconnect can be provided as part of the integrated circuit or after the finalization of the thinning process. It is preferred to provide this first vertical interconnect before the processing, e.g. as part of the integrated circuit. This has the advantage that for none of the described method steps a high resolution is required.

Such low-resolution patterning can be done in assembly factories, that are cheaper in use than semiconductor wafer factories. If desired, the patterned support layer can be provided as well before transfer of the device to an assembly factory.

It is furthermore advantageous that a plurality of semiconductor devices is provided in a single operation, as is well known in the art. In order to improve the removal of the devices from the carrier, it is preferred that at the edges of the wafer the support layer is removed and an adhesive is applied instead.

These and other aspects of the method, the semiconductor device and the identification label of the invention will be further explained with reference to the Figures, in which:

Figs. 1 to 7 show cross-sectional views of several steps in a first embodiment of the method;

Fig. 8 shows a diagrammatical cross-sectional view of the semiconductor device in the first embodiment;

PHNL031150

5

15

20

25

30

7

Figs. 9-14 show cross-sectional views of several steps in a second embodiment of the method;

Fig. 15 shows a diagrammatical cross-sectional view of the semiconductor device in the second embodiment;

Fig. 16 shows a detail of Fig. 15; and

Fig. 17 shows a diagrammatical cross-sectional view of integration of the semiconductor device in the identification label.

The Figures are not drawn to scale and equal reference numerals refer to equal or similar parts.

Figs. 1 to 7 relate to a first embodiment of the method of manufacturing a semiconductor device according to the invention. The resulting device is shown in Fig. 8.

In the first method of the invention, use is made of a substrate 10 in which an insulating layer 11 is buried. The buried layer 11 is typically an oxide layer, but includes preferably a nitride layer for improved chemical protection of the integrated circuit 20, which is provided in and on the semiconductor layer of a semiconductor material that is generally grown epitaxially. On the opposite side of the buried layer 11, a base layer is present. The semiconductor material of both the base layer and the semiconductor layer in the substrate 10 is silicon in this case. The integrated circuit 20 comprises a plurality of semiconductor elements (non-shown) in an active area A. The elements are mutually interconnected according to a desired pattern in an interconnect structure (not specifically shown). The structure comprises a first via pad 21 and a second via pad 22, which pads 21,22 are present in an area B that is laterally substantially outside the active area A. The via pads are preferably provided in a layer of aluminum in view of its ductility. However, Cu, Ni, Ag or a conductive paste could be used alternatively.

Fig. 2 shows the result after a support layer 12 of an electrically insulating material has been applied on the second side 2. In this case use is made of polyimide in a typical thickness of 10 to 20  $\mu$ m. Before applying the polyimide, for instance by spincoating, the surface has been cleaned and a primer layer has been provided for improved adhesion. After the application of the polyimide, it is heated first to 125 °C and thereafter to 200 °C. Then a photoresist is applied, exposed to a suitable source of radiation and developed. The development includes the structuring of the polyimide layer, so as to create contact windows 13 that expose the second via pads 22. The support layer 12 of polyimide is

PHNL031150

5

10

15

20

25

30

8

removed as well in an edge area C of the substrate, typically a 6" wafer. The removal of the support layer 13 in the edge area C has a beneficial effect on the yield.

Fig. 3 shows the result, after an electrically conducting layer has been provided on the second side 2 of the substrate 10. The electrically conducting layer is applied in a pattern which comprises a second contact face 31 and a second vertical interconnect 32 between this contact face 31 and the second via pad 22. Preferably, the electrically conductive layer comprises Al. This, in combination with the use of Al for the second via pad 22, provides a good electrical connection and has the required flexibility to withstand any bending of the foil and any forces during lamination of the device into a label.

Fig. 4 shows the substrate 10 after it has been attached to a carrier 40 with removable attaching means 41. This means 41 is in this case a layer of adhesive, which is releasable upon irradiation with UV-radiation. Thereto, the carrier 40 is transparent, and in this example a layer of glass. It is preferred to apply a layer of an oxide on the support layer and the second contact face 31 and the interconnect 32. The advantage hereof is again the yield improvement. If desired, this layer can be provided according to a desired pattern. Thereafter, the edge area C is primered. The result hereof is a good adhesion between adhesive 41 and the support layer 12 in the edge area C, and a substantially weak adhesion in other areas.

Fig. 5 shows the result after the substrate 10 has been thinned from the first side. This thinning is usually achieved by grinding and continued etching with KOH. The thinning is continued until the base layer of the substrate 10 is removed. The buried layer 11 acts herein as the etch stop layer.

Fig. 6 shows the result after patterning the buried oxide layer has been patterned so as to create contact windows 14.

Fig. 7 shows the result after applying a further metal layer, by which a first vertical interconnect 34 and a first contact face 33 are created. The further metal layer comprises for instance Al or Cu. In the case of Cu, a barrier layer may be applied so as to prevent any contamination of the semiconductor layer. After removal of the carrier 40 the individual devices 100 can be separated.

Fig. 8 shows the device 100 of the invention in a first embodiment. The device 100 comprises a first contact face 33 and a second contact face 31, as well as an integrated circuit 20. The integrated circuit is provided with vertical interconnects 32, 34 for establishing connections to the contact faces 31, 33. The device 100 is provided with an active area A and a non-active area B. It is supported by a support layer 12. The

PHNL031150

5

10

15

20

25

30

9

semiconductor layer of the substrate 10 is present in the active area A only. In this case, the only parts left of the substrate are the epitaxially grown semiconductor layer in the active area, and the electrically insulating layer 11. Due to the absence of the semiconductor layer and any part of the base layer in the non-active area B, it is prevented that any undesired electrical contact is made through the side face 101 of the device 100. The support layer 12 herein has a typical thickness of about 5-15  $\mu$ m, preferably about 10  $\mu$ m, and the contact faces 31,33 have a thickness of about 0.2-1.5  $\mu$ m, preferably about 1.0  $\mu$ m.

Figs. 9 to 14 show a second embodiment of the method of the invention. This method comprises a number of steps which are equal to those in the first method. A major difference is the substrate 10, however. In this example it is a substrate of monocrystalline or polycrystalline silicon without any buried oxide layer. The oxide layer 11 is present on the second side of the substrate 10 and is used at the same time as gate oxide layer of the semiconductor elements within the integrated circuit 20. The semiconductor elements have been defined on the surface of the substrate 10 in known manner, e.g. by implanted dopants of a selected material in a required concentration. Also implanted is a well extending through part of the substrate 10 towards the first side 1. On top of this well the oxide layer 11 has been patterned and an electrical connection is made. This constitutes a first vertical interconnect 34 to a first contact face to be provided in a later stage of the process. In addition to the interconnect 34 a first via pad 21 and a second via pad 22 are defined. These via pads 21,22 are located outside an active area A, and not necessarily but probably partly in a non-active area B.

Fig. 10 shows the result after a flexible support layer 13 has been applied, cured and patterned in a desired manner so as to remove it from an edge area C and so as to create contact windows 13 to the second via pads 22.

Fig. 11 shows the result after an electrically conductive material has been applied in a desired pattern on the second side on top of the support layer 12, therewith defining the second contact faces 31 and a vertical interconnect 32 to the second contact pad 22.

Fig. 12 shows the result after the structure has been attached to a carrier 40 with an adhesive 41.

Fig. 13 shows the result after the substrate 10 has been thinned from the first side 1 and an etch mask 33 has been applied. This etch mask is made from an electrically conductive material, and will subsequently function as the first contact face. The contact to the first contact pad 21 is herein made through the well through the substrate 10, which is

PHNL031150

5

10

15

20

25

30

10

part of the vertical interconnect 34. This is shown in more detail in Fig. 16, which shows the substrate 10, an element of the integrated circuit 20 and the vertical interconnect 34, that is formed by the metal trace 34A and the well 34B through the substrate 10.

Fig. 14 shows the result after the substrate 10 is etched from the first side, and in this manner a mesa 50 is created. The mesa 50 further defines the non-active area B, which is present outside the mesa, and in which the semiconductor substrate 10 is absent. It is observed that the via 34 may be present outside the mesa 50. In this case, the via 34 is formed in that after the forming of the mesa an electrically conductive layer is provided on the first side 1 of the substrate according to a desired pattern.

Fig. 15 shows the resulting semiconductor device 100, having an active area A and a non-active area B. It is to be noticed that in this case there is a further area between the non-active area B and the active area A. The device 100 comprises first and second contact faces 31, 33 and vertical interconnects 32,34 for connecting the faces 31,33 to the integrated circuit 20.

Fig. 17 shows a method of integration of the semiconductor device 100 of the invention into an identification label 200. The label 200 is manufactured by laminating a first foil 211 and a second foil 212. The foils are provided on rolls 300, and the laminating process is structured through wheels 310. The foils 211, 212 are each provided with a plurality of conductive patterns 201, 202, which are able to act as an antenna, for instance a dipole antenna. In this method, the semiconductor device 100 is provided between the foils.

Adhesive may be present on either the semiconductor device 100 or the foils 201,202 so as to improve the attachment. The semiconductor device 100 is provided on the foils without a specific orientation. Due to the absence of the semiconductor substrate 10 in the non-active area B, there is no risk of one of the conductive patterns 201,202 being in electrical contact with both the first contact face and the second contact face of the device, or there being a substantial parasitic capacitance due to the interaction through the semiconductor substrate. The pattern in the foil 201, 202 could further be designed to be a security thread.

It is a further advantage of the device of the invention, that the active area hereof is protected against the forces during lamination into the label. In this lamination, the largest forces are exerted in the metal areas, which are the vertical interconnects. These are however outside the active area A, and any forces will be lead further to the support layer. As this support layer has free surfaces on the side faces of the device, it is able to relaxate such forces. Also, the V-shaped second vertical interconnect appears to reduce negative effects of the pressure during lamination.

PHNL031150

11

In short, the semiconductor device 100 of the invention comprises an integrated circuit 20 and a first and a second contact face 31,33. These are connected with vertical interconnects 32,34 to the integrated circuit 20. This integrated circuit 20 is present in a semiconductor layer of a substrate. This substrate is absent in a non-active area B. This leads to the fact that on the side faces 101 of the device 100 neither conductive material nor parts of the semiconductor substrate are exposed. On lamination of the device between two metallized foils into an identification label, the risk of short-circuitry due to undesired contact on the side face 101 of the device 100, is prevented thereby.

PHNL031150

1

**CLAIMS:** 

1. A semiconductor device having a first and an opposite second side, comprising:

- a substrate comprising a semiconductor layer and an electrically insulating layer, and being present on the first side of the device;
- 5 an integrated circuit provided with a plurality of semiconductor elements, which are defined in and/or on the semiconductor layer and are interconnected according to a desired pattern in an interconnect structure;
  - a first contact face that is present on the first side of the device;
  - a second contact face that is present on the second side of the device, and is connected to the interconnect structure;

wherein:

- an electrically insulating support layer is present, which covers on the second side the integrated circuit and extends laterally around the integrated circuit in a non-active area, through which support layer a vertical interconnect is present to connect the second contact face with the interconnect structure;
- the semiconductor layer of the substrate is laterally partially removed so as to be absent in the non-active area; and
- the first contact face is connected to the interconnect structure through a vertical interconnect.

20

10

15

- 2. A semiconductor device as claimed in claim 1, characterized in that the vertical interconnect to the first contact face is present in the non-active area, the first contact face being defined in an electrically conducting layer.
- 25 3. A semiconductor device as claimed in claim 1 or 2, characterized in that the electrically insulating layer is laterally substantially continuous so as to be present in the non-active area.

PHNL031150

2

4. A semiconductor device as claimed in claim 1, characterized in that the interconnect structure is provided with a first and a second via pad, which are present in the non-active area, and at which pads the first and the second vertical interconnects respectively are present.

5

- 5. A semiconductor device as claimed in claim 4, wherein the via pads are present on the electrically insulating layer that is part of the substrate.
- 6. A semiconductor device as claimed in claim 4 or 5, characterized in that the second via pad and the second vertical interconnect comprise a ductile material.
  - 7. A semiconductor device as claimed in claim 1, characterized in that the support layer comprises an organic material.
- 8. An identification label comprising the semiconductor device according to any of the claims 1 to 7 and an antenna for wireless transmission.
  - 9. An information carrier comprising the semiconductor device according to any of the claims 1 to 7.

20

25

30

- 10. A method of manufacturing a semiconductor device comprising the steps of:
- providing a substrate with a semiconductor layer and an electrically insulating layer, an integrated circuit provided with a plurality of semiconductor elements being defined in an active area, the semiconductor elements being mutually interconnected according to a desired pattern in an interconnect structure, which interconnect structure comprises a first and a second via pad, which via pads are present in an area that is laterally substantially outside the active area;
- applying a support layer of an electrically insulating material on the second side and providing a contact window in the support layer corresponding to the second via pad;
- applying electrically conductive material in a desired pattern on the second side, therewith providing a second contact face and a second vertical interconnect between said contact face and the second via pad;

PHNL031150

3

- attaching the substrate on its second side to a carrier with removable attaching means;

- thinning the substrate from the first side, so that the insulating layer of the substrate is exposed at least in some non-active areas laterally outside and around the active area;
- providing a first contact face on the first side, which is connected to the first via pad through a first vertical interconnect extending at least through the insulating layer; and
  - removing the thus obtained semiconductor device from the carrier.


10


5


11. A method as claimed in claim 10, wherein the oxide layer is buried inside the semiconductor substrate, the substrate further comprising a base layer and an active layer, which base layer is removed in the thinning step and on a surface of which active layer the semiconductor elements are defined.


15


12. A method as claimed in claim 10, wherein the first vertical interconnect is provided as part of the integrated circuit.


















4/5










5/5



# INTERNATIONAL SEARCH REPORT

International Application No FO/IB2004/051676

A CLASSI	EICATION OF SUBJECT MATTER	<del></del>	·					
IPC 7	A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L21/768							
	International Patent Classification (IPC) or to both national classific	ation and IPC						
	SEARCHED currentation system followed by classification system followed by classification	On symbols)						
IPC 7		on symbols)						
Documental	non searched other than minimum documentation to the extent that s	such documents are included in the fields se	arched					
t a a a a a a a a a a a a a a a a a a a	sourched only main miniman documentation to the extent that c	addi documents are included in the helds se	alched					
Electronic di	ata base consulted during the international search (name of data ba	se and, where practical, search terms used	)					
EPO-In	ternal, WPI Data							
			•					
C DOCUM	ENTS CONSIDERED TO BE RELEVANT							
Category '		0.000	Delevent to alleles Ale					
Calegory	Cilation of document, with indication, where appropriate, of the rel	evani passages	Relevant to claim No.					
V	NC F 277 021 A (WILET AL)		1 7 0 10					
Х	US 5 377 031 A (VU ET AL) 27 December 1994 (1994-12-27)		1-7,9-12					
Υ	column 5, line 11 - column 7, lir	ne 10:	8					
	figures 4a-5d							
Υ	US 2002/030267 A1 (SUZUKI YOJI)		8					
	14 March 2002 (2002–03–14)							
	paragraph '0121!; figures 10a,10b							
A	US 6 291 877 B1 (USAMI MITSUO ET AL) 8							
	18 September 2001 (2001-09-18)		<del>-</del>					
	column 10, line 38 - line 56; fig	jure 23						
'								
Further documents are listed in the continuation of box C.     X   Patent family members are listed in annex.								
° Special cal	legories ot cited documents :	*T* later document published after the inter	national filing date					
*T* later document published after the international filing date  *A* document defining the general state of the art which is not cited to understand the principle or theory underlying the								
	ered to be of particular relevance locument but published on or after the international	invention						
filing date document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to								
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another cited to establish the publication date								
citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or  "O" document is combined with one or more other such document is combined with one or more other such document is combined.								
other means ments, such combination being obvious to a person skilled								
*P* document published prior to the international filing date but later than the priority date claimed  *&* document member of the same patent family								
Date of the actual completion of the international search  Date of mailing of the international search report								
0. Fabruary 2005								
9	February 2005	16/02/2005						
Name and m	nailing address of the ISA	Authorized officer						
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk								
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Stirn, J-P						

# INTERNATIONAL SEARCH REPORT

nformation on patent family members

International Application No
//IB2004/051676

					71B2004/051676
Patent document cited in search report		Publication date	•	Patent family member(s)	Publication date
US 5377031	Α	27-12-1994	US	5256562 A	26-10-1993
			US	5376561 A	27-12-1994
			US	5258325 A	02-11-1993
			US	5206749 A	27-04-1993
			US	5300788 A	05-04-1994
			US	6486929 B1	
			ÜS	5499124 A	12-03-1996
			ÜS	2001040644 A1	
			US	5757445 A	26-05-1998
			US	2004070697 A1	
			WO	9410600 A1	
			AT	227887 T	15-11-2002
			ΑŤ	180578 T	15-06-1999
			CA	2129123 A1	
			CA	2130672 A1	
			DE	69325110 D1	
			DE	69325110 T2	
			DE	69332482 D1	
			DE	69332482 T2	
			DK	725939 T3	
			EP	1237191 A2	
			EP	0626099 A1	
			EP	0725939 A1	
			EP	0909972 A2	
			JP	7504782 T	. 21-04-1999 25-05-1995
			JP	7504764 T	25-05-1995 25-05-1995
			WO	9316491 A1	
			WO	9318428 A2	
			US	6143582 A	07-11-2000
			US	2003117369 A1	
			US	6140980 A	
			US		31-10-2000
			US	5702963 A 6521940 B1	30-12-1997
			US		
				2004085292 A1	
			US	6636185 B1	
			US	6424020 B1	
			US	5539550 A	23-07-1996
			US	5583335 A	10-12-1996
			US	6627953 B1	
			US	5331149 A	19-07-1994
			EP	0565588 A1	
			JP	3227156 B2	
			JP	6504139 T	12-05-1994
			JP	3361325 B2	
			JP	2002014375 A	18-01-2002
				5396304 A	07-03-1995
			US		
			US	6121950 A	19-09-2000
			US US	6121950 A 6232136 B1	19-09-2000 15-05-2001
			US US WO	6121950 A 6232136 B1 9212453 A1	19-09-2000 15-05-2001 23-07-1992
			US US	6121950 A 6232136 B1	19-09-2000 15-05-2001
		 14_03_2002	US US WO US	6121950 A 6232136 B1 9212453 A1 5376979 A	19-09-2000 15-05-2001 23-07-1992 27-12-1994
 US 2002030267	 A1	14-03-2002	US US WO US JP	6121950 A 6232136 B1 9212453 A1 5376979 A 3462166 B2	19-09-2000 15-05-2001 23-07-1992 27-12-1994 
 US 2002030267	 A1	14-03-2002	US US WO US JP JP	6121950 A 6232136 B1 9212453 A1 5376979 A 3462166 B2 2002083936 A	19-09-2000 15-05-2001 23-07-1992 27-12-1994 
US 2002030267	A1	14-03-2002	US US WO US JP	6121950 A 6232136 B1 9212453 A1 5376979 A 3462166 B2	19-09-2000 15-05-2001 23-07-1992 27-12-1994 
US 2002030267  US 6291877	A1	14-03-2002 18-09-2001	US US WO US JP JP	6121950 A 6232136 B1 9212453 A1 5376979 A 3462166 B2 2002083936 A 497177 B	19-09-2000 15-05-2001 23-07-1992 27-12-1994 
			US WO US JP JP TW	6121950 A 6232136 B1 9212453 A1 5376979 A 3462166 B2 2002083936 A 497177 B	19-09-2000 15-05-2001 23-07-1992 27-12-1994 

### INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

	Patent document cited in search report	Publication date		Patent family member(s)	Publication date
7 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	US 6291877 B1		EP JP JP US	0862134 A2 2970411 B2 7099267 A 5689136 A	02-09-1998 02-11-1999 11-04-1995 18-11-1997
- 1					

Form PCT/ISA/210 (patent family annex) (January 2004)