



- (51) International Patent Classification:
H01R 12/70 (2011.01) *H01R 12/00* (2006.01)
H01R 12/50 (2011.01)
- (21) International Application Number:
PCT/US2016/053716
- (22) International Filing Date:
26 September 2016 (26.09.2016)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
62/232,660 25 September 2015 (25.09.2015) US
- (71) Applicant: MOLEX, LLC [US/US]; 2222 Wellington Court, Lisle, Illinois 60532 (US).
- (72) Inventor: REGNIER, Kent E.; c/o Molex, LLC, 2222 Wellington Court, Lisle, Illinois 60532 (US).
- (74) Agent: SHELDON, Stephen L.; Molex, LLC, 2222 Wellington Court, Lisle, Illinois 60532 (US).
- (81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,

[Continued on next page]

(54) Title: CONNECTOR SYSTEM WITH ADAPTER




FIG. 3

(57) Abstract: A connector system includes a main board and an interposer board. The main board and the interposer board are each configured to mate to a separate connector and are connected together by vias. The vias can provide an electrical path from the interposer board to the main circuit board so that a first connector mounted on the interposer board can be positioned directly in line with a second connector mounted on the main circuit board. The interposer helps make the routing out of signal traces from the two connector simpler while reducing the need for additional layers on the main board. Two connectors can be press-fit mounted to the main board and the interposer board in a belly-to-belly configuration.

WO 2017/053944 A1



LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, **Published:**

SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, — *with international search report (Art. 21(3))*
GW, KM, ML, MR, NE, SN, TD, TG).

Connector System with Adapter

RELATED APPLICATIONS

[0001] This application claims priority to United States Provisional Application No. 62/232,660, filed September 25, 2015, which is incorporated herein by reference in its entirety.

TECHNICAL FIELD

[0002] This disclosure relates to field of input/output (IO) connectors, more specifically to IO connectors in stacked configurations.

DESCRIPTION OF RELATED ART

[0003] IO connectors are frequently used to in server and switch applications. One issue that exists with current switches and servers is the need for additional bandwidth per front face area. While stacked connectors help provide additional port density, for certain applications stacked connectors are insufficient. Attempting to stack three ports vertically is problematic from a manufacturing standpoint. One attempt to address this problem is to provide a belly to belly design, which involves mounting two connector to the same circuit board, with both connectors being mounted on opposing sides but in the location.

[0004] A belly-to-belly solution works fairly well with single ports that can be surface mount (SMT) attached but SMT attachment introduces process limitations and thus some individuals would prefer to press-fit their connectors into the circuit board. While it is possible to press-fit two connectors to opposing sides of a circuit board, providing belly to belly designs requires either a very thick motherboard (which often would be cost prohibitive) or unique footprints/routing configurations that are difficult to ensure support high data rates. Attempting to increase the data rate is also difficult, especially as data rates reach 25 Gbps per transmit/receive channel as circuit boards become increasing lossy as high frequencies. Consequentially, further improvements to allow for increased front panel density would be appreciated by certain individuals.

SUMMARY

[0005] A connector system is disclosed that includes a main board with a first connector mounted on a first side and a second connector positioned on a second side of the main board, the first and second connector aligned in a belly-to-belly arrangement. The first connector engages a first set of vias on the main board. The second connector is positioned on an interposer board that is arranged adjacent the main board. The interposer board includes a second set of vias that engage tails of the second connector. The second set of vias are coupled via traces to a third set of vias. A set of double tails are positioned in the third set of vias. The double tails provide an electrical connection between the third set of vias and a fourth set of vias that are provided on the main board. The first and fourth sets of vias are aligned so that the fourth set of vias is behind the first set of vias. The interposer board can include a cutout that allows for a controller or a conditioner or suitable chips to be positioned there. As can be appreciated, the depicted embodiment allows for increased port density and the reuse of existing tooling.

BRIEF DESCRIPTION OF THE DRAWINGS

[0006] The present invention is illustrated by way of example and not limited in the accompanying figures in which like reference numerals indicate similar elements and in which:

[0007] Fig. 1 illustrates a perspective view of an embodiment of a connector system.

[0008] Fig. 2 illustrates a simplified top view of the embodiment depicted in Fig. 1.

[0009] Fig. 3 illustrates a partially exploded perspective view of the embodiment depicted in Fig 1.

[0010] Fig. 4 illustrates an exploded perspective view of an embodiment of an interposer board and a main board.

[0011] Fig. 5 illustrates another perspective view of the embodiment depicted in Fig. 4.

[0012] Fig. 6 illustrates a perspective cross-sectional view of an embodiment of a connector system depicting the connection between an interposer board and a main board.

[0013] Fig. 7 illustrates a perspective cross-sectional view of an embodiment of a connection between an interposer board and a main board.

[0014] Fig. 8 illustrates a perspective cross-sectional view of another embodiment of a connection between an interposer board and a main board.

[0015] Fig. 9 illustrates a schematic representation of an interposer board and a main board connected together with a tail aligner positioned between the two boards.

[0016] Fig. 10 illustrates a perspective view of an embodiment of an interposer board with a cutout.

DETAILED DESCRIPTION

[0017] The detailed description that follows describes exemplary embodiments and is not intended to be limited to the expressly disclosed combination(s). Therefore, unless otherwise noted, features disclosed herein may be combined together to form additional combinations that were not otherwise shown for purposes of brevity.

[0018] As can be appreciated from the Figs., a connector system 10 includes a main board 30 with a first side 31a and a second side 31b and the main board 30 can be formed of conventional circuit board material or that can use other additive processes. The main board 30 supports a first stacked connector 50 and can further support a second stacked connector 50, where the first and second stacked connectors are in a belly-to-belly configuration. To provide room for the footprint, an interposer board 20 is mounted on the main board 30. Because the interposer board 20 provides vias to connect to the second connector 50, both the first and second connectors 50 can have the same footprint without the need for a thicker main board.

[0019] The main board 30 includes a first side 31a and a second side 31b and a front face 30a. A first set of vias 32 is on the first side 31a and the first set of vias 32 defines an area with a length L. The main board 30 further includes a second set of vias 34 that are provided on the second side and the second set of vias are offset from the first set of vias an offset distance O that is greater than the thickness T. It should be noted that the embodiments provided depict an offset direction that is away from the front face 30a. In alternative embodiments the offset direction could be toward the front face 30a and it should be noted such a configuration could also be shared by the interposer board 20.

[0020] The interposer board 20 includes a front face 20a and a first side 21a and a second side 21b. A third set of vias 22 is positioned on the second side 21b and has an area with a

length L' . A fourth set of vias 24 is provided on the first side 21a of the interposer board 20 and the fourth set of vias 24 are offset from the third set of vias 22 by an offset distance O' . In an embodiment the length L can be the same as the length L' and the offset distance O can be the same as the offset distance O' . Traces in the interposer board extend from the third set of vias 22 to the fourth set of vias 24 so as to act as a footprint offset or translation, thus the third set of vias 22 can be offset to a different location. In addition, the footprint of the fourth set of vias 26 can be different than the footprint of the third set of vias 22, thus the interposer board 20 can provide a mapping between two different footprints.

[0021] The depicted connectors 50 each include a cage 55 that defines a top port 61 and a bottom port 63. Each connector further includes an array of tails 65. The array of tails 65 can be configured to act as press-fit tails or some other tail configuration and in certain embodiments the connectors 50 can be press-fit into a corresponding board. While both connectors 50 are stacked connectors, other configurations are possible. For example, in some embodiments just one of the two connectors could be a stacked connector.

[0022] As can be appreciated, an array of tails 40 can be mounted the fourth set of vias 24 and the array of tails 40 can be used to connect the fourth set of vias 24 with the second set of vias 34. To allow for a connection, each tail 41 of the array of tails 40 can have a base 42 and a first press-fit finger 44 that is inserted into a via 26 and a second press-fit finger 46 can be inserted in a corresponding via 36 so that the tail 41 provides a connection between vias in the interposer board 20 and vias in the main board 30.

[0023] As can be appreciated, the interposer board 20 allows two connectors 50 to be press-fit mounted in the same area of the main board 30 without having to worry about the vias aligned with the tails of the first and second connectors 50 getting in the way or overlapping each. In addition, since there are only one set of tails positioned in each board, the route-out can be simplified.

[0024] It should be noted that while tails 41 (which can be in the form of a double-tail) can be used to connect vias 26 to vias 36, another embodiment can use a solder charge 48 (which can be in the shape of a ball or take any other desired form) to make a solder connection between the interposer board 20 and the main board 30. The solder charges 48 can be positioned in wells 28, 38 positioned on either the vias 26, the vias 36 or both (as pictured

in Fig. 8). The wells 28, 38 (which are optional) help hold the solder charge 48 in the correct position and help ensure a better connection between the vias 26, 36.

[0025] In operation, the first connector 50 can have tails that can be press-fit into a first set of vias. The second stacked connector 50 is positioned on the interposer board 20. The interposer board 20 acts to translate the array of tails 65 of the second stacked connector 50 an offset distance O' so that the main board 30 can provide a second set of vias that receives a set of tails 41 that can couple the interposer board 20 to the main board 30. In this way, a front panel can be provided that offers 4 ports in the height that basically doubles the height of a standard stacked connector. As can be appreciated, the ability to reuse the same stacked connector while provide substantially greater front panel density dramatically reduces tooling costs.

[0026] As can be appreciated from Fig. 9, a main board 130 and interposer board 120 can further includes a tail aligner 170. The tail aligner 170, as is known, would help protect the tails 41 prior to installation and would be compressed between the main board 130 and the interposer board during installation of the interposer board 120 onto the main board 130.

[0027] It should be noted that the footprint pattern of the connector 50 may not be the same as the footprint of the array of tails 40. While connectors have certain limitations due to how they are formed, the layout of the array of tails 40 is less restrictive and the vias 26, 36, along with the array of tails 40, can be optimized for signal integrity or routing purposes.

[0028] It should be noted that an interposer board, such as interpose board 220 can include one or more cutouts 280 in areas outside of where the first and second of vias are located. The cutout 280 can provide space between the first and second connector and this space can be used to mount resistors and capacitors for filtering and conditioning of signals.

[0029] The disclosure provided herein describes features in terms of preferred and exemplary embodiments thereof. Numerous other embodiments, modifications and variations within the scope and spirit of the appended claims will occur to persons of ordinary skill in the art from a review of this disclosure.

We claim:

1. A connector system, comprising:
 - a main board with front face and a first side and a second side, the main board including a first set of vias on the first side and a second set of vias on the second side, the first set of vias defining an area with a length, the first and second set of vias being offset by an offset distance that is greater than the length;
 - a first stacked connector with a first set of tails positioned in the first set of vias;
 - an interposer board provided on a second side of the main board, the interposer board having a third side and a fourth side, the third side including a third set of vias and the fourth side having tails that are inserted into the second set of vias, wherein traces connect the third set of vias to the tails; and
 - a second stacked connector with a second set of tails mounted on the interposer board, the second set of tails positioned in the third set of vias.
2. The connector system of claim 1, wherein the first and second stacked connector have the same foot print.
3. The connector system of claim 1, wherein the first set of vias is closer to the front face than the second set of vias.
4. The connector system of claim 1, wherein the second set of vias is closer to the front face than the first set of vias.
5. The connector system of claim 1, wherein the tails on the fourth side are press-fit into the second set of vias.
6. The connector system of claim 1, wherein the first and second connectors are press-fit into the respective boards.
7. A connector system, comprising:
 - a main board with a front face having a first set of vias on a first side and a second set of vias on a second side, the first set of vias defining an area with a length, the first and second set of vias being offset by an offset distance that is greater than the length;

a first stacked connector positioned on the first side with a first set of tails connected to the first set of vias;

an interposer board provided on a second side of the main board, the interposer board having a third side and a fourth side, the third side including a third set of vias and the fourth side having a fourth set of vias that are aligned with the second set of vias, wherein the third and fourth sets of vias are connected by traces and the second and fourth sets of vias are connected via solder; and

a second stacked connector with a second set of tails, the second set of tails connected to the third set of vias.

8. The connector system of claim 7, wherein the first set of vias is closer to the front face than the second set of vias.

9. The connector system of claim 7, wherein the interposer board has a plurality of wells aligned with a plurality of the vias in the fourth set.

10. The connector system of claim 7, wherein the main board has a plurality of wells aligned with a plurality of the vias in the second set.





FIG. 1









FIG. 3





6/10








FIG. 7








FIG. 10

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2016/053716**A. CLASSIFICATION OF SUBJECT MATTER****H01R 12/70(2011.01)i, H01R 12/50(2011.01)i, H01R 12/00(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01R 12/70; H01R 13/648; H05K 1/00; H01R 24/00; H01R 12/50; H01R 12/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: stacked connector, main board, interposer board, vias, signal trace

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 6443768 B1 (CHRISTOPHER P. DIRKERS et al.) 03 September 2002 See column 2, line 31 - column 3, line 8, claim 1 and figures 1, 6.	1-10
A	US 2008-0020609 A1 (DALE T. ROBINETTE) 24 January 2008 See paragraphs [0020]-[0024], claims 1-3 and figures 1-3.	1-10
A	US 2002-0025720 A1 (EDWARD J. BRIGHT et al.) 28 February 2002 See paragraphs [0017]-[0021], claim 1 and figures 1-2.	1-10
A	US 2010-0178804 A1 (JERRY A. LONG) 15 July 2010 See paragraphs [0063]-[0069] and figures 1-2.	1-10
A	JP 2012-134078 A (D D K LTD.) 12 July 2012 See paragraphs [0014]-[0029], claims 1-4 and figure 1.	1-10



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

10 January 2017 (10.01.2017)

Date of mailing of the international search report

10 January 2017 (10.01.2017)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office


189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

KIM, Sung Gon

Telephone No. +82-42-481-8746



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/053716

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6443768 B1	03/09/2002	CN 1771447 A CN 1771447 C DE 60221676 T2 EP 1425620 A1 EP 1425620 B1 JP 2005-503667 A WO 2003-025653 A1	10/05/2006 11/06/2008 20/03/2008 09/06/2004 08/08/2007 03/02/2005 27/03/2003
US 2008-0020609 A1	24/01/2008	US 7442055 B2 WO 2008-010936 A1	28/10/2008 24/01/2008
US 2002-0025720 A1	28/02/2002	US 6558191 B2	06/05/2003
US 2010-0178804 A1	15/07/2010	CN 100470937 C CN 100578869 C CN 101010836 A CN 101699665 A CN 101699665 B CN 105093391 A CN 1985199 A CN 1985200 A CN 1985414 A EP 1774220 A2 JP 2007-537459 A JP 4510081 B2 US 2005-0254257 A1 US 2005-0255726 A1 US 2007-0270031 A1 US 2009-0098767 A1 US 2011-0318956 A1 US 2012-0184139 A1 US 2013-0157514 A1 US 2014-0148059 A1 US 7094096 B2 US 7249966 B2 US 7421184 B2 US 7467972 B2 US 7575471 B2 US 7871294 B2 US 8465320 B2 US 8469738 B2 US 8740644 B2 US 9350108 B2 WO 2005-114044 A2 WO 2005-114044 A3 WO 2005-114274 A1 WO 2005-114275 A1 WO 2005-114797 A1 WO 2006-004812 A1	18/03/2009 06/01/2010 01/08/2007 28/04/2010 20/11/2013 25/11/2015 20/06/2007 20/06/2007 20/06/2007 18/04/2007 20/12/2007 21/07/2010 17/11/2005 17/11/2005 22/11/2007 16/04/2009 29/12/2011 19/07/2012 20/06/2013 29/05/2014 22/08/2006 31/07/2007 02/09/2008 23/12/2008 18/08/2009 18/01/2011 18/06/2013 25/06/2013 03/06/2014 24/05/2016 01/12/2005 12/07/2007 01/12/2005 01/12/2005 01/12/2005 12/01/2006

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2016/053716Patent document
cited in search reportPublication
datePatent family
member(s)Publication
date

JP 2012-134078 A

12/07/2012

WO 2008-121092 A2

09/10/2008

CN 102544854 A

04/07/2012

CN 102544854 B

20/01/2016

JP 5697434 B2

08/04/2015

KR 10-2012-0073134 A

04/07/2012