




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 7/00, 7/38	A1	(11) International Publication Number: WO 99/60475 (43) International Publication Date: 25 November 1999 (25.11.99)
(21) International Application Number: PCT/US99/08050 (22) International Filing Date: 8 April 1999 (08.04.99) (30) Priority Data: 09/081,833 19 May 1998 (19.05.98) US (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). (72) Inventors; and (75) Inventors/Applicants (for US only): VIJAYRAO, Narsing, K. [IN/US]; 1901 Halford Avenue #134, Santa Clara, CA 95051 (US). KUMAR, Sudarshan [IN/US]; 1300 Camero Way, Fremont, CA 94530 (US). (74) Agents: CORTES, Roland, B. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).		(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG). Published <i>With international search report.</i>

(54) Title: A LEADING BIT ANTICIPATOR FOR FLOATING POINT MULTIPLICATION

(57) Abstract

A floating point multiplier unit (200) with a leading bit anticipator (240) for predicting the leading non-zero bit of the sum of carry and sum terms, the leading bit anticipator comprising an array of logic gates to provide a binary tuple indicative of the logical OR of the carry and sum terms.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

A Leading Bit Anticipator for Floating Point Multiplication

Field of Invention

The present invention relates to floating point multiplier and add units in microprocessors, and more particularly, to floating point multiplier and add units with leading bit anticipators.

Background

In many floating point multiplier units in which two floating point numbers are to be multiplied, the mantissas are multiplied together and normalized, where the normalization involves shifting until the final mantissa has a leading non-zero bit. To speed up the floating point multiplication, it is useful to predict the amount of shifting necessary, so that a shift circuit can be configured while the product is still being computed. Add units also can benefit from predicting the leading non-zero bit of the sum. Some execution units can perform both multiplication and addition.

It is desirable for leading non-zero bit prediction to be fast and simple to implement so that the shift circuit can be quickly configured.

Brief Description of the Drawings

Fig. 1 is a high-level diagram of a microprocessor with a floating point multiply unit.

Fig. 2 is a high-level diagram of a portion of a floating point multiply unit with a leading non-zero bit anticipator.

Fig. 3 is an embodiment of a leading non-zero bit anticipator.

Detailed Description of Embodiments

Fig. 1 is a high-level diagram of microprocessor **100** with floating point multiply functional unit **110**. Registers **120** and **140** hold two floating point numbers a and b to be multiplied together, where A and B denote their mantissas, respectively, in registers **150** and **160**. The product $p = ab$ may be computed by obtaining the product of the

mantissas $P = AB$ in register **130**, setting register **130** to shift P so that its leading bit is 1 (i.e., normalization), and properly computing the exponent of p based upon the exponents of a and b as well as the number of bit shifts applied to P .

In Fig. 2, functional unit **200** is a high-level diagram of a portion of floating point multiply functional unit **110**. In the particular embodiment of Fig. 1, the product P of the mantissas A and B is obtained by first obtaining carry terms C and sum terms S by carry-save adder (CSA) **210**, where C and S are binary tuples and where P is related to the carry and sum terms by $P = C + S$. This sum is performed by full adder functional unit **220**. In the particular embodiment of Fig. 2, it is seen that the carry and sum terms are **128** bits wide, so that the product P obtained from adding the carry and sum terms is also **128** bits wide. Other embodiments will have different word sizes.

To speed up the multiplication of floating point numbers, it is desirable to set up shift register functional unit **130** to properly shift the output of full adder **220** before P is finally computed. In this way, shift register **130** will be ready to shift P when it is available from full adder **220**. It is therefore desirable to anticipate, or predict, the position of the leading non-zero bit of P based only upon the carry and sum terms. This prediction function is performed by leading bit anticipator (LZA) **240**. As described below, LZA **240** does not always predict exactly the position of the leading non-zero bit. However, at most it will mispredict by one position. The final result of shift register **130** after shifting, denoted by P' , will therefore be, to within one bit shift, the desired mantissa of the product p . Depending upon P , a final bit shift of P' may be required, but this is not time consuming. This final bit shift is not shown in Fig. 2.

Fig. 3 provides a high-level diagram of an embodiment of LZA **240**. The Boolean binary operation OR is applied to each pair of bits of C and S . Functional unit **310** represents an array of OR gates, each OR gate applying an OR binary operation to a pair of bits from C and S . We denote this operation on C and S by $C \text{ OR } S$, where $C \text{ OR } S$ is a binary tuple (word) having the same length as C and S and with i^{th} component

given by $[C \text{ OR } S]_i = [C]_i \text{ OR } [S]_i$. The predicted leading non-zero bit position of the product P is the position of the leading non-zero bit of $C \text{ OR } S$.

Priority encoder **320** asserts one of its output lines **330** corresponding to the leading non-zero bit position of $C \text{ OR } S$. Output lines **330** provide a binary tuple indicative of the leading non-zero bit position of $C \text{ OR } S$, and are coupled to shift register **130** to provide this prediction information so that shift register **130** can be set up to shift P before it is computed by full adder **220**.

As an example, let $S = (0001000101)$ and $C = (000101101)$. The sum of S and C is 0001110010 . Applying the Boolean binary operation OR to each pair of bits from C and S yields $C \text{ OR } S = (0001101101)$. For this example, the leading non-zero bit of $C \text{ OR } S$ is in the sixth position (where the least significant bit is the zeroth position), and the leading non-zero bit of $C + S$ is predicted correctly. As an example of a misprediction, let $S = (0001100101)$ and $C = (0000101101)$. For this example, $C + S = (0010010010)$ and $C \text{ OR } S = (0001101101)$, and it is seen that the leading non-zero bit of $C \text{ OR } S$ mispredicts the leading non-zero bit of $C + S$ by one position.

In some situations, such as denormalized numbers, the product P discussed earlier is not shifted to have a leading non-zero bit. However, the embodiments disclosed herein have utility for denormalized numbers because the position of the leading non-zero bit is still useful for determining the amount of shifting necessary for denormalized numbers.

The embodiments disclosed herein were in reference to a floating point multiplication unit. However, it is to be appreciated that the invention claimed below is not limited to only multiplication units. Embodiments of the present invention are also applicable to addition units, and other kinds of execution units employing combinations of multiplication and addition. Consequently, the term floating point unit encompasses a floating point multiplication unit, a floating point addition unit, or a combination thereof.

Various modifications may be made to the embodiment described above without departing from the scope of the invention as claimed below. For example, it is immaterial whether priority encoder **320** is included within LZA **240** or not. As another example, OR gates **310** may be replaced with NOR gates, in which case priority encoder **320** is modified to provide signals on output **330** indicative of the position of the first zero bit of $C \text{ OR } S$.

What is claimed is:

1. A circuit to predict the position of the leading non-zero bit of $C + S$, where C and S are binary tuples, the circuit comprising at least one logic gate to provide a binary tuple X , where X is indicative of C OR S .

2. The circuit as set forth in claim 1, further comprising a priority encoder circuit responsive to X to provide a binary tuple indicative of the position of the leading non-zero bit of C OR S .

3. A circuit to predict the position of the leading non-zero bit of $C + S$, where C and S are binary n -tuples, the circuit comprising:

at least one logic gate to provide an n -binary tuple X , with i^{th} component given by $[X]_i = ([C]_i \text{ OR } [S]_i)$, $i = 0, 1, \dots, n-1$; and

a priority encoder circuit responsive to X to provide a binary tuple indicative of the position of the leading non-zero bit of X .

4. A circuit to predict the position of the leading non-zero bit of $C + S$, where C and S are binary n -tuples, the circuit comprising:

at least one logic gate to provide an n -binary tuple X , with i^{th} component given by $[X]_i = ([C]_i \text{ NOR } [S]_i)$, $i = 0, 1, \dots, n-1$; and

a priority encoder circuit responsive to X to provide a binary tuple indicative of the position of the leading zero bit of X .

5. A circuit to predict the position of the leading non-zero bit of $C + S$, where C and S are binary tuples, the circuit comprising:

at least one logic gate to provide a binary tuple X , where X is indicative of C OR S ; and


a priority encoder circuit responsive to X to provide a binary tuple indicative of the position of the leading non-zero bit of C OR S .

6. A floating point unit comprising:
 - a shift unit to shift a binary tuple P ; and
 - an anticipator unit responsive to binary tuples C and S to provide the shift unit a shift signal indicative of the position of the leading non-zero bit of C OR S .
7. The floating point unit as set forth in claim 6, wherein the shift unit is responsive to the shift signal so as to shift P by m bits, wherein m is such that C OR S shifted by m bits has a leading one.
8. The floating point unit as set forth in claim 7, wherein the anticipator unit further comprises:
 - at least one logic gate to provide a binary tuple X indicative of C OR S ; and
 - a priority encoder responsive to X to provide the shift signal.
9. The floating point unit as set forth in claim 6, further comprising an adder to provide P , where $P = C + S$.
10. The floating point unit as set forth in claim 7, further comprising an adder to provide P , where $P = C + S$.
11. The floating point unit as set forth in claim 8, further comprising an adder to provide P , where $P = C + S$.

12. The floating point unit as set forth in claim 9, further comprising a carry-save adder unit to provide the binary tuples C and S , where C represents carry terms and S represents sum terms.
13. The floating point unit as set forth in claim 10, further comprising a carry-save adder unit to provide the binary tuples C and S , where C represents carry terms and S represents sum terms.
14. The floating point unit as set forth in claim 11, further comprising a carry-save adder unit to provide the binary tuples C and S , where C represents carry terms and S represents sum terms.
15. A method to predict the position of the leading non-zero bit of $C + S$, where C and S are binary n -tuples, the method comprising:
performing n Boolean binary operations on each pair of bits $\{[C]_i, [S]_i\}$, $i = 0, 1, \dots, n$ to provide an n -tuple X indicative of C OR S ; and
providing, based upon X , a shift signal indicative of the leading non-zero bit position of C OR S , wherein the leading non-zero bit position of C OR S is the predicted position of the leading non-zero bit of $C + S$.
16. A method for normalization in a floating point unit, the method comprising:
providing carry and sum tuples C and S ;
adding C and S to provide a binary tuple P , where $P = C + S$;
performing Boolean binary operations on the components of C and S to provide a binary tuple X indicative of C OR S ; and
shifting, based upon X , the binary tuple P .

17. The method as set forth in claim 16, wherein in shifting the binary tuple P , P is shifted m bits, wherein m is such that $C \text{ OR } S$ shifted by m bits has a leading one.

1/3

**FIG. 1**

2/3





FIG. 2

3/3

**FIG. 3**

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US99/08050

A. CLASSIFICATION OF SUBJECT MATTER		
IPC(6) : G06F 7/00, 7/38 US CL : 708/501, 205 According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED		
Minimum documentation searched (classification system followed by classification symbols) U.S. : 708/501, 205		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5,530,663 A (GARCIA ET AL) 25 JUNE 1996, see entire document.	1-17
X,P	US 5,889,690 A (ARAKAWA) 30 MARCH 1999, see entire document.	1-17
X,P	US 5,771,183 A (MAKINENI) 23 JUNE 1998, see entire document.	1-17
Y,P	US 5,790,444 A (OLSON ET AL) 04 AUGUST 1998, see entire document.	1-17
Y	US 5,493,520 A (SCHMOOKLER ET AL) 20 FEBRUARY 1996, see entire document.	1-17
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* "A" "E" "L" "O" "P"	Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance earlier document published on or after the international filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family
Date of the actual completion of the international search 03 JUNE 1999		Date of mailing of the international search report 05 AUG 1999
Name and mailing address of the ISA/US Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703) 305-3230		Authorized officer TAN V. MAI <i>James R. Matthews</i> Telephone No. (703) 305-9761