US00D827591S

(12) United States Design Patent

Ikeda et al.

(10) Patent No.: US D827,591 S
(45) Date of Patent: ** Sep. 4, 2018

(54) **SEMICONDUCTOR MODULE**

(71) Applicant: **FUJI ELECTRIC CO., LTD.**, Kawasaki (JP)

(72) Inventors: **Yoshinari Ikeda**, Matsumoto (JP); **Motohito Hori**, Matsumoto (JP); **Yuichiro Hinata**, Matsumoto (JP); **Norihiro Daicho**, Matsumoto (JP)

(73) Assignee: **FUJI ELECTRIC CO., LTD.**, Kawasaki (JP)

(**) Term: **15 Years**

(21) Appl. No.: **29/601,253**

(22) Filed: **Apr. 20, 2017**

(30) **Foreign Application Priority Data**

Oct. 31, 2016 (JP) 2016-023736

(51) **LOC (11) Cl.** **13-03**

(52) **U.S. Cl.**
USPC **D13/182**

(58) **Field of Classification Search**
USPC D13/182; 257/678, 684, 690, 691; 361/679.01, 713, 728, 736, 760, 761, 772, 361/775, 783, 820; 174/250, 253; 438/15, 25, 26, 51, 55, 63, 64, 106
CPC . H01L 21/00; H01L 2224/42; H01L 2224/43; H01L 2021/00; H01L 2021/02; H01L 2021/04; H01L 21/4814; H01L 21/4846; H01L 21/4871; H01L 21/67144; H01L 23/02; H01L 23/13; H01L 23/14; H01L 23/147; H01L 2924/171; H01L 2924/1711; H01L 2924/1715; H01L 2924/17151; H01L 2924/181; H01L 2924/1811; H01L 2924/1815; H01L 2924/19042; H01L 2924/1905; H01L 2224/08054; H01L 23/58; H05B 41/14; H02B 6/4201; G02B 6/4256; G02B 6/4257; G02B 6/4261; G02B 6/4262; G02B 6/428; G02B 6/4281; H05K 1/14; H05K 1/141; H05K 1/142; H05K 1/144; H05K 1/18; H05K 1/181; H05K 1/182; H05K 1/026
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,347,160	A *	9/1994	Sutrina	H01L 24/72 257/678
D357,672	S *	4/1995	Terasawa	D13/182
D364,383	S *	11/1995	Yamada	D13/146
D364,384	S *	11/1995	Shimizu	D13/146
D364,385	S *	11/1995	Shimizu	D13/146

(Continued)

Primary Examiner — Elizabeth J Oswecki

(57) **CLAIM**

The ornamental design for a semiconductor module, as shown and described.

DESCRIPTION

FIG. **1** is a front view of a semiconductor module showing our new design;
FIG. **2** is a rear view of the semiconductor module of FIG. **1**;
FIG. **3** is a left side view of the semiconductor module of FIG. **1**;
FIG. **4** is a right side view of the semiconductor module of FIG. **1**;
FIG. **5** is a top view of the semiconductor module of FIG. **1**;
FIG. **6** is a bottom view of the semiconductor module of FIG. **1**;
FIG. **7** is a top, front, and right side perspective view of the semiconductor module of FIG. **1**; and,
FIG. **8** is a cross sectional view taken along line **8-8** of FIG. **5**.

1 Claim, 8 Drawing Sheets



(56) **References Cited**

U.S. PATENT DOCUMENTS

5,512,782	A *	4/1996	Kobayashi	H02M 7/003 257/691
D389,808	S *	1/1998	Yamada	D13/182
D476,959	S *	7/2003	Yamada	D13/182
6,774,465	B2 *	8/2004	Lee	H01L 23/049 257/671
D587,662	S *	3/2009	Soutome	D13/182
D648,290	S *	11/2011	Mori	D13/182
D703,625	S *	4/2014	Lim	D13/182
D704,670	S *	5/2014	Chen	D13/182
D710,317	S *	8/2014	Chen	D13/182
D710,318	S *	8/2014	Chen	D13/182
D710,319	S *	8/2014	Chen	D13/182
D712,853	S *	9/2014	Nakamura	D13/182
D721,048	S *	1/2015	Nakamura	D13/182
D721,340	S *	1/2015	Nakamura	D13/182
D748,595	S *	2/2016	Bertalan	D13/182
D754,084	S *	4/2016	Kawase	D13/182
D762,185	S *	7/2016	Muehlensiep	D13/182
D762,597	S *	8/2016	Bertalan	D13/182
D766,851	S *	9/2016	Yoneyama	D13/182
D767,516	S *	9/2016	Yoneyama	D13/182
D772,184	S *	11/2016	Soyano	D13/182
D773,412	S *	12/2016	Yoneyama	D13/182
D773,413	S *	12/2016	Yoneyama	D13/182
D774,479	S *	12/2016	Soyano	D13/182
D785,577	S *	5/2017	Kawase	D13/182
D798,832	S *	10/2017	Hayashida	D13/182
D799,439	S *	10/2017	Hayashiguchi	D13/182
D805,485	S *	12/2017	Kawase	D13/182
D810,036	S *	2/2018	Sawayanagi	D13/182
D810,706	S *	2/2018	Soyano	D13/182
D814,431	S *	4/2018	Matsumoto	D13/182
D814,433	S *	4/2018	Soyano	D13/182

* cited by examiner

FIG.1



FIG.2



FIG.3



FIG.4



FIG.5



FIG.6



FIG.7



FIG.8