




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification⁵ : G09G 1/06</p>	<p>A1</p>	<p>(11) International Publication Number: WO 95/01626 (43) International Publication Date: 12 January 1995 (12.01.95)</p>
<p>(21) International Application Number: PCT/US94/06562 (22) International Filing Date: 13 June 1994 (13.06.94) (30) Priority Data: 08/086,498 1 July 1993 (01.07.93) US (71) Applicant: MOTOROLA INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US). (72) Inventors: HOFFMAN, Steven, M.; 17860 West Salisbury Drive, Gurnee, IL 60031 (US). GARTON, Timothy, M.; 55 Georgetown Drive, Cary, IL 60013 (US). GALECKI, Dawn, M.; 842 Bristol, Barrington, IL 60010 (US). (74) Agents: PARMELEE, Steven, G. et al.; Motorola Inc., Intellectual Property Dept./RSV, 1303 East Algonquin Road, Schaumburg, IL 60196 (US).</p>		<p>(81) Designated States: BR, CA, CN, DE, GB, JP, RU. Published <i>With international search report.</i></p>

(54) Title: HIGH-PERSISTENCE DISPLAY CIRCUIT AND METHOD THEREFOR

(57) Abstract

A display circuit and associated method, including a high-persistence display element (1018), such as a liquid crystal display device (130), which visually displays sequences of informational image frames (260, 266) while minimizing interference between successive ones of the frames. A sequence of informational image frames are displayed upon the display element (1018), thereby to generate a visual signal which appears to scroll across the display element. Blank image frames (b) are interspersed between successive ones of the informational image frames to reduce thereby interference between successive ones of the informational image frames.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LU	Luxembourg	SN	Senegal
CN	China	LV	Latvia	TD	Chad
CS	Czechoslovakia	MG	Madagascar	TG	Togo
CZ	Czech Republic	ML	Mali	TJ	Tajikistan
DE	Germany	MN	Mongolia	TT	Trinidad and Tobago
DK	Denmark			UA	Ukraine
ES	Spain			US	United States of America
FI	Finland			UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

High-Persistence Display Circuit and Method Therefor

Background of the Invention

5

The present invention relates generally to high-persistence display circuit elements and, more particularly, to a circuit, and associated method, which minimizes interference caused by slow image decay rates characteristic of such high-persistence display elements.

10

Many electronic devices include, as portions thereof, visual display elements which permit the visual display of information upon display screens thereof. The information displayed by such display elements may include, for example, information generated during operation of the electronic devices and information indicative of operation of the electronic devices. Because the information is displayed by the visual display elements in visual form, viewers of such elements are able to discern quickly and readily the information display thereupon. Examples of visual display elements include indicating lights, light emitting diodes, and liquid crystal displays:

15

20

Advancements in the field of electronics has permitted miniaturization of the electronic circuitry comprising electronic devices as well as permitting the introduction of an ever-increasing array of new types of electronic devices. Radio communication devices, such as radio telephones operative in a cellular communication system, are examples of electronic devices comprised of electronic circuitry which have been increasingly miniaturized.

25

30

Concomitant with the reduction in the physical dimensions of the electronic circuitry of the electronic devices has been a similar reduction in the physical dimensions of the housings, and other structure of such electronic devices. As the resultant electronic devices are of increasingly smaller physical dimensions, visual display elements forming portions of such

35

electronic devices must also be of increasingly smaller physical dimensions.

However, the visual display elements must be large enough to permit visual display of information in a form
5 permitting convenient viewing thereof by viewers of such displays.

Because of such reduced physical dimensions permitted of the visual display elements of the electronic devices, and because the size of the visual display elements must remain large
10 enough to permit viewers convenient viewing of the information displayed thereupon, an increasing number of instances occur in which the display devices are of physical dimensions which do not permit the entire amount of information which is desired to be displayed upon the display element to be displayed
15 thereupon at any particular instance.

When the information to be displayed is comprised of alphanumeric information, the information desired to be displayed upon the display elements may be caused to be scrolled upon the display screens of the display elements in manners
20 analogous to the display of stock market information on a stock market ticker-tape.

While information displayed upon a display element in such a manner appears to be scrolled upon the display screen of the display element, such an effect is actually created by
25 sequentially displaying upon the display screen of the display element a plurality of discrete image frames. In a manner quite analogous to the manner in which individual frames of a movie reel, when displayed sequentially at a rapid display rate, appear to generate a single, moving picture, the alphanumeric
30 information appears to scroll across the display element.

As noted briefly hereinabove, a liquid crystal display device is operative to form a visual display element. Use of a liquid crystal display device is of particular advantage as a liquid crystal display device requires little operative power to generate a
35 visual display. When an electronic device is powered by a

portable power supply, minimization of amounts of power required to operate the device is normally desired. Accordingly, use of a liquid crystal display device as a visual display element when power consumption of a device is to be minimized
5 oftentimes occurs.

A visual display is generated upon a liquid crystal display device by applying low voltage signals to portions thereof. By applying a low voltage signal to various portions of the liquid crystal display device, the polarity of the affected portions of the
10 device is altered. Changes in the polarity of the affected portions of the device affect the reflectivity and transmissivity characteristics, and, hence, thereby alter the visual characteristics, of the affected portions of the device. By selectively applying voltages to desired portions of the device,
15 thereby to alter the visual characteristics of the desired portions of the device, alphanumeric symbols are formed.

However, upon termination of application of the voltages to the selected portions of the liquid crystal display device, the visual characteristics of the affected portions of the device do not
20 instantaneously change. Rather, an image decay rate is associated with the affected portions of the device. That is to say, the visual characteristics of the device are altered only gradually upon termination of application of the voltages thereto. Only after a time period, related to the image decay rate, are the
25 visual characteristics of the device, previously altered by application of the voltages thereto, no longer visible.

Other constructions of display elements similarly exhibit such characteristics. Display devices exhibiting such characteristics are sometimes referred to as slow-decay displays
30 or high-persistence displays. A liquid crystal display device, or other super-twist display device, is one such example of a slow-decay display or high-persistence display.

When application of voltages associated with a first image frame displayed by the liquid crystal display device is
35 terminated, and voltages associated with a subsequent image

frame are applied to the device prior to disappearance of the previously generated image frame, the previously-generated image frame interferes with the visual appearance of the subsequently generated image frame. Such interference is also
5 sometimes referred to as image runover or, more simply, runover. Such interference degrades the quality of the image scrolled upon the display device.

What is needed, therefore, is an improved apparatus, and associated method, which minimizes interference between
10 sequentially-generated image frames displayed upon a high-persistence display device.

A portable radiotelephone utilized in a cellular communication system is one type of electronic device which sometimes includes a liquid crystal display device. The
15 problems associated with the image decay rate of a liquid crystal display is similarly exhibited in a liquid crystal display device forming a portion of the radiotelephone.

What is further needed, therefore, is a display circuit, and a radiotelephone including such, which minimizes interference
20 between sequentially generated image frames which are displayed by the display circuit.

Summary of the Invention

25 The present invention, accordingly, advantageously provides apparatus and method which overcomes the limitations of the existing art.

The present invention further advantageously provides a
30 display circuit for visually displaying sequences of informational image frames.

The present invention yet further advantageously provides a high-persistence display circuit, and associated method, which minimizes problems associated with existing such
35 display circuits.

Further advantages and features of the present invention will become more evident upon reading the following detailed description of the preferred embodiments.

In accordance with the present invention, a display circuit, and associated method, for visually displaying a sequence of at least two informational image frames is disclosed. The display circuit comprises a display element having a display screen operative to display the informational image frames thereupon. A display signal generator is coupled to the display element and is operative to generate display signals which cause the display element to display upon the display screen thereof informational image frames corresponding to values of the display signals. The display signals are of signal values including at least signal values corresponding to a first of the at least two informational image frames, a second of the at least two informational image frames, and a blank image frame. The values corresponding to the blank image frame are interspersed between the values corresponding to the first and second informational image frames and are generated for a time period to reduce interference on the display screen of the first informational image frame upon the second informational image frame.

25 Brief Description of the Drawings

The present invention will be better understood when read in light of the accompanying drawings in which:

FIG. 1 is a block diagram of a display circuit of a preferred embodiment of the present invention;

FIG. 2 is a representation of a sequence of image frames which are displayed upon the display screen of the display element of the display circuit of FIG. 1;

FIG. 3 is a representation of three adjacently-positioned image frames wherein the first image frame interferes with a significant portion of the second image frame;

5 FIG. 4 is a representation, similar to that of FIG. 3, but of three adjacently-positioned image frames generated during operation of a preferred embodiment of the present invention in which interference between adjacently-positioned image frames is reduced;

10 FIG. 5 is a graphical representation illustrating the relationship between interference of sequentially-generated image frames and the flashing effect exhibited during display of sequences of image frames displayed upon the display screen of the display element of the display circuit of FIG. 1;

15 FIG. 6 is an algorithm executable by a processor forming a portion of the display circuit of FIG. 1 to minimize interference between sequentially-generated image frames to be displayed by the display element thereof;

20 FIG. 7 is a representation of a series of sequentially-transmitted image frames which illustrates, in a manner similar to that of FIG. 3, interference between two adjacently-positioned image frames;

25 FIG. 8 is a representation, similar to that of FIG. 7, but illustrating a reduced number of image frames generated for display upon the display element of the display circuit of FIG. 1 during operation of a preferred embodiment of the present invention;

30 FIG. 9 is a representation, similar to those of FIGS. 7 and 8, but of three adjacently-positioned image frames generated during operation of a further preferred embodiment of the present invention;

35 FIG. 10 is a graphical representation illustrating the relationship between interference between two adjacently-positioned image frames and the jumping effect associated with the resultant image displayed upon the display element of the display circuit of FIG. 1;

FIG. 11 is a block diagram of a radio telephone which includes as a portion thereof, the display circuit of FIG. 1;

FIG. 12 is a flow diagram listing the method steps of the method of a preferred embodiment of the present invention.

5

Description of a Preferred Embodiments

Turning first to the block diagram of FIG. 1, a display
10 circuit, referred to generally by reference numeral 100, of a preferred embodiment of the present invention is shown. Display circuit 100 is operative to display information visually, thereby to permit a user of display circuit 100 to ascertain visually such information.

15 In the preferred embodiment, display circuit 100 is comprised display signal generator 106, here preferably processor circuitry having algorithms executable therein, which is operable to generate display signals on line 112.

Display circuit 100 further comprises display element 118,
20 represented by the rectangle shown in dash which encompasses controller chip 124 and liquid crystal display device 130. Controller chip 124 is coupled to receive the display signals to be displayed on line 112 by display signal generator 106 and is operative to generate signals on line 136 which control operation
25 of display device 130.

As mentioned previously, the visual characteristics of portions of a liquid crystal display device, such as device 130 of display circuit 100 of FIG. 1, are altered responsive to application of voltage signals thereto. Controller chip 124 is operative to
30 generate signals on line 136 responsive to signals applied thereto on line 112 by display signal generator 106. The signals generated by controller 124 cause the visual characteristics of portions of liquid crystal display device 130 to be altered. By altering the portions of display device 130 to which the voltages
35 are applied, the images displayed by display device 130 may be

altered. Block 134 positioned at a top portion of liquid crystal display device 130 is representative of a display screen, having a display area, which forms a portion of display device 130.

As also mentioned previously, a display device, such as
5 device 130, may generate visual signals which appear to scroll upon the display screen of the display device by causing the display device to display successively a series of image frames in a manner analogous to the frames of a movie reel. Liquid crystal display device 130 of display circuit 100 of FIG. 1 is
10 operative to permit scrolling of visual information by application of appropriate display signals on line 112 to controller chip 124. When display signal generator 106 comprises processor circuitry, algorithms executable by such processor circuitry are operative to cause generation on line 112 of the appropriate
15 display signals to cause desired image frames to be displayed upon the display screen of display device 130 of display element 118.

FIG. 2 is a representation of a sequence of image frames which are displayed upon the display screen of display device 130
20 of display circuit 100. The frames, here identified by reference numerals 160, 166, 172, 178, and 184 are representative of visual displays generated by display device 130. The visual displays are created responsive to application of display signals generated by display signal generator 106 on line 112 (and, more particularly,
25 signals generated on line 136 responsive to the signals generated on line 112). Frames 160-184 illustrate visual images which, when displayed sequential by a display device, such device 130, form a scrolling display. By scrolling information upon the display device, information which would not otherwise fit upon
30 the display device at any instant in time is made visible to a viewer within a short interval of time.

Turning next to the representation of FIG. 3, three informational image frames, here indicated by reference numerals 260, 266, 272, are illustrated. (The term informational
35 image frame and image frame shall, at times, be used

interchangeably hereinbelow.) Frames 260—272 corresponds to three adjacently-positioned frames illustrated in FIG. 2, such as, for example frames 160—172. Frames 260—272 are also representative of visual images displayed upon a display device, such as liquid crystal display device 130 of display circuit 100 of FIG. 1. Each image frame 260—272 is generated for a time period, t , of similar durations. And, by displaying in a sequential manner each of the three frames, a scrolling effect of the visual information displayed by a display device is created.

10 Alphanumeric information illustrated in each of the frames 260-272 is exemplary of a sequence of three image frames which, when displayed sequentially, scroll the digits 1, 2, and 3.

FIG. 3 further illustrates the effects of the image decay rate associated with a high-persistence device, such as liquid crystal display device 130 of display circuit 100. As also mentioned previously, a visual image generated by a high-persistence display device does not immediately disappear when signals which cause generation of such image are terminated. Rather, a time period, related to the image decay rate, is required prior to total disappearance of the image.

15
20

When successive image frames are sequentially generated for display upon such a high-persistence display device, interference of a previously-generated image frame is caused upon a subsequently-generated image frame as a result of the image decay rate associated with the high-persistence device. Shaded portions of second image frame 266 of FIG. 3 represents the time period during which the visual image of image frame 260, when displayed upon a high-persistence device interferes with a subsequently-generated image frame, here in image frame 266. Line segment 278 positioned above the shaded portion of image frame 266 is representative of the time period during which the image of image frame 260 interferes with the image of image frame 266. Such interference, also called runover, interferes with the resultant visual signal displayed by the display device displaying such sequence of image frames.

25
30
35

Interference between any two adjacently-positioned image frames may similarly be shown.

FIG. 4 is a representation, similar to that of FIG. 3, which illustrates three image frames, here identified by reference
5 numerals 360, 366, and 372, which may also be displayed by a display device, such as liquid crystal display device 130 of display circuit 100. The image frames represented in FIG. 4 are generated responsive to operation of a preferred embodiment of display circuit 100 wherein the deleterious effects resulting from
10 the image decay rate of a high-persistence device are minimized.

While three image frames, 360, 366, and 372 are generated during a time period of $3t$ similar to the generation of three image frames 260, 266, and 272 during a corresponding time period in the representation of FIG. 3, interference between
15 adjacently-positioned image frames in the representation of FIG. 4 is substantially reduced. Each image frame 360—372 is generated for a time period, s , which is a fractional portion of time period t . The image frames 360—372 are not generated during the remaining portions of time t ; rather, during the
20 remaining portion of time period t , identified by time period b , a blank image frame is generated. A blank image frame is an image frame which includes no information which, when displayed upon a display device, such as liquid crystal display device 130 of display circuit 100, results in a blank display.

25 The length of time during which the blank image frame is generated is related to the image decay rate of the display device upon which the image frames 360—372 are displayed. By terminating the generation of the informational image frames after time period s and thereafter generating blank image
30 frames for the time period b , the amount of interference caused by a first-generated informational image frame upon a second-generated informational frame is reduced.

Arrow 378, corresponding to arrow 278 of FIG. 3, represents the time period associated with an image decay rate
35 of a particular display device, such as liquid crystal display

device 130 of display circuit 100 of FIG. 1. Because a second-generated informational image frame is generated only for a small portion of the time period corresponding to the image decay rate of the display device, the amount of interference
5 between first- and second-generated informational image frames is significantly reduced. Of course, by reducing the time period s during which an informational image frame is generated, interference between informational frames may be further reduced.

10 Reduction in the time period s during which an informational image frame is generated cannot exceed a certain amount without introducing a flashing effect of the resultant visual signal generated by the display device which displays the sequences of image frames. (The term flashing effect refers to
15 an on/off or blinking-like visual appearance of a visual signal formed by the display device.) That is to say, a reduction in the time period s during which the informational image frame is generated, thereby to reduce the amount of interference between successively-generated informational image frames, occurs only
20 with a corresponding increase in the flashing effect. A balance between reduced interference and increased flashing effect must, accordingly be selected.

FIG. 5 is a graphical representation which illustrates the relationship between such interference and such flashing effect.
25 In the graphical representation of FIG. 5, interference between successively-generated informational image frames is plotted along abscissa axis 400 and levels of the flashing effect is plotted along ordinate axis 406. Curve 412 is a plot of the relationship between interference and flashing as the amount of interference
30 decreases, the extent of the flashing effect increases, and as the amount of interference increases, the extent of the flashing effect decreases. The direction of the arrow of curve 412 represents a reduction in the time period s during which an informational image frame is generated.

FIG. 6 is a flow diagram, referred to generally by reference numeral 450, which is executable by processor circuitry comprising display signal generator 106 of display circuit of 100 of FIG. 1. The algorithm embodied by flow diagram 5 450 is operative to reduce the amount of interference between successively-generated informational image frames by interspersing blank image frames between adjacently-positioned, informational image frames.

After entry into the algorithm indicated by start block 456, 10 a counter is set to one, as indicated by block 460.

Then, as indicated by block 466, frame N is displayed for a time period s . Next, and as indicated by decision block 472, a determination is made as to whether time period s has expired. If not, the no branch is taken, and frame N is continued to be 15 displayed by the display device, such as display device 130 of FIG. 1. If the time period has expired the yes branch is taken and a blank image frame is displayed by the display device, as indicated by block 478, for a time period b .

Next, and as indicated by decision block 484, a 20 determination is made as to whether time period b has expired. If not, the no branch is taken, and the blank image frame is continued to be displayed. If the time period has expired, the s branch is taken to block 488, whereat the counter is incremented. Then, as indicated by decision block 492, a determination is 25 made as to whether the counter exceeds a preset value. If not, the no branch is taken, and a subsequent informational image frame is displayed. If the counter exceeds the preset value, the s branch is taken, and execution of the algorithm is terminated.

FIG. 7 is a representation, somewhat similar to the 30 representation of FIG. 3, which illustrates a plurality of informational image frames, here indicated by reference numerals 560, 563, 566, 569, 572, and 575. Each of the image frames 560—575 is generated for a time period t . Similar to the representation of FIG. 3, interference caused by a first-generated 35 image frame, here image frame 560, upon a second-generated

image frame, here image frame 563, is indicated by shaded portions of frame 563, and arrow 578 is representative of an image decay rate associated with a display device, such as liquid crystal display 130 of display circuit 100 upon which the image frames are displayed.

FIG. 8 is a representation, similar to that of FIG. 7, which again illustrates a series of informational image frames, here indicated by reference numerals 660, 666, and 672. Each image frame 660—672 is of a time period $2t$. The time period during which each image frame 660—672 is generated is twice as great as the time period during which each of the image frames 560—575 of FIG. 7 is generated. The number of frames generated in the representation of FIG. 8 is, however, commensurately reduced, namely, also by a factor of two. The informational content of frame 560 corresponds to the informational content of frame 660, the informational content of frame 566 corresponds to the informational content of frame 666, and the informational content of frame 572 corresponds to the informational content of frame 672.

When frames 560—575 and frames 660—672 are displayed upon a display device, such as liquid crystal display device 130 of display circuit 100, at any time period of a multiple of time period $2t$, the visual information displayed upon the display device is similar whether the sequence of image frames is that of 560—575 or that of image frames 660—672. Hence, by displaying image frames 660—672, the amount of time between display of successive ones of the image frame 660—672 is doubled while the perceived scrolling speed of the information displayed upon the display device remains constant. More generally, even though selected image frames are discarded, the same perceived scrolling speed may be maintained.

FIG. 9 is a representation which illustrates the advantageous utilization of display of smaller numbers of image frames without reducing the scrolling rate of the information displayed by a display device. FIG. 7 illustrates again

informational image frames, here indicated by reference numerals 760, 766, and 772 which are generated for a time period, x , which is a fractional portion of time period t .

Interspersed between informational image frames 760—
5 772 are blank image frames which are generated for time periods b , in a manner similar to the generation of blank image frames previously described with respect to FIG. 4. Because blank image frames are interspersed between adjacent ones of the informational image frames 760—772, interference between
10 successive ones of the image frames when displayed upon a display device is minimized.

Because the time period between generation of successive ones of the informational image frames is a time period of $2t$, rather than a time period of t , the time period during which a
15 blank image frame and also an informational image frame may be generated is increased. Because a single informational image frame may be generated for a period of time, x , greater than the period of time, s , during which an image frame was generated with respect to the description of FIG. 4, the flashing
20 effect noted hereinabove may be reduced while still minimizing interference between successively-generated informational frames.

In the description of FIGs. 7-9, alternating ones of the informational image frames are discarded, thereby to increase
25 the time period during which a single informational image is displayed without reducing the perceived scrolling rate of information displayed upon a display device. And, the illustrated example was one in which time period t is of a value less than a time period associated with the image decay rate, D ,
30 of a display device which, in turn, is less than the time period $2t$.

More generally, $(n-1)$ informational image frames may be discarded where n is defined to be an integer quantity of the ratio D/t .

For instance, if the time period t during which an
35 informational image is to be displayed is one-fifth of the time

period D of the image decay rate, the value of n is 5, only one out of five informational displays is required to be displayed, and the four intervening informational image displays may be discarded.

5 As a result, the perceived rate of scrolling of information comprised of the informational image frames is not reduced, and blank image frames may be interspersed between the informational image frames to minimize interference between successively-generated image frames.

10 However, by discarding informational image frames, a jumping effect is introduced into the visual signal displayed by the display device. Such jumping effect is analogous to the choppy-appearance of the movement of characters in antiquated movie reels in which insufficient numbers of picture frames are
15 utilized to form such reels.

 Accordingly, a balance must be formed between the numbers of discarded informational image frames to minimize the interference between successive one of the informational image frames and the jumping effect occurring as a result of
20 such discarding of informational image frames.

 FIG. 10 is a graphical representation which illustrates the relationship between interference between a first-generated informational image frame upon a subsequently-generated, informational image frame and the resultant increase in the
25 jumping effect. The amount of interference is scaled along abscissa axis 800, and the extent of the jumping effect is scaled along ordinate axis 806. Curve 812 represents the relationship between the interference and the extent of the jumping effect. By discarding increased numbers of informational image frames,
30 the extent of the jumping effect increases, while discarding fewer numbers of informational image frames results in a lesser extent of the jumping effect, albeit while resulting in increased interference between the successively-generated, image frames. The direction of the arrow of curve 812

represents increase in the reduction of numbers of informational image frames.

FIG. 11 is a block diagram of a radiotelephone, referred to generally by reference numeral 996, which includes a display circuit 1000 similar to display circuit 100 of FIG. 1, as a portion thereof.

Display circuit 1000 of radiotelephone 996 is shown to include processor 1006 comprising, as a portion thereof, a display signal generator which generates display signals on line 1012. Display element 1018 is coupled to receive the display signals generated on line 1012 by processor 1006. Operative in a manner analogous to display element 118 in FIG. 1, display element 1018 is operative to generate upon a display screen of the display element visual signals corresponding to the display signals generated on line 1012 by processor 1006. The display signals generated by processor 1006 correspond to selected informational image frames having blank image frames interspersed therebetween.

Display element 1018 is thereby operative to display upon the display screen thereof information which appears to scroll across the display screen while minimizing interference between successive ones of the informational image frames. Proper selection of the parameters of algorithms executable by processor 1006 permit a proper balance to minimize interference between such successive image frames displayed by display elements while also minimizing the extent of the jumping and flashing effect of the visual signals displayed upon the display screen of display element 1018.

Radiotelephone 996 is further shown to include transceiver circuitry 1050 having both a transmitter circuitry portion and a receiver circuitry portion which are connected to processor 1006 by way of line 1056. In the preferred embodiment of the present invention, processor 1006 is further operative to control operation of transceiver circuitry 1050.

Input element 1062 further forms a portion of radio telephone 996. Input element 1062 is connected to processor 1006 by way of line 1068. Input element 1062 may include, for example, actuation keys including the actuation keys of a
5 conventional telephonic keypad. Actuation of selected ones of the actuation keys comprising input element 1062 provide inputs to processor 1006 to control operation of transceiver circuitry 1050. Processor 1006 may, of course, be made operative to generate display signals on line 1012 of values responsive to the actuation
10 of actuation keys of input element 1062. Processor 1006 may also similarly be made to be operative to generate display signals on line 1012 responsive to operation of transceiver circuitry 1050.

Because blank image frames are introduced between informational image frames which are displayed upon the
15 display screen of display element 1018, interference between successive ones of the informational image frames displayed upon the display screen of display element 1018.

It should be noted, of course, that display circuit 100 of FIG. 1 may similarly be utilized to form a portion of any of many
20 other electronic devices which include a high-persistence display device as a portion thereof.

Turning finally now to the logical flow diagram of FIG. 12, the method steps of a method, referred to generally by reference numeral 1100, of a preferred embodiment of the present
25 invention are listed. Method 1100 is operative to display visually a sequence of at least two informational frames upon a display screen of a display element.

First, and as indicated by block 1106, display signals are generated which cause the display element to display upon the
30 display screen informational image frames corresponding to values of the display signals. The display signals are of signal values including at least signal values corresponding to a first of the at least two informational image frames, a second of the at least two informational image frames, and a blank image
35 frame.

Next, and as indicated by block 1106, signal values corresponding to the blank image frame are interspersed between the signal values corresponding to the first and second informational image frames. The signal values corresponding to the blank image frame are generated for a time period to reduce interference on the display screen of the first informational image frame upon the second informational image frame.

While the present invention has been described in connection with the preferred embodiments shown in the various figures, it is to be understood that other similar embodiments may be used and modifications and additions may be made to the described embodiments for performing the same functions of the present invention without deviating therefrom. Therefore, the present invention should not be limited to any single embodiment, but rather construed in breadth and scope in accordance with the recitation of the appended claims.

Claims

What is claimed is:

5 1. A display circuit sequentially displaying information image frames in a display area, the display circuit comprising:

10 a display element having a persistent display screen including the display area to display the information image frames thereupon, the persistent display screen having an associated image decay rate;

15 a display signal generator coupled to the display element to generate display signals which cause the display element to display in the display area information image frames, the display signals including a display interval, during which the display signals control the display element to display information, and a blank interval, during which the display signals do not control the display element to display an information image, the blank interval following the display interval for each information frame and being proportional to the decay rate of the display screen such that each information image fades substantially before the information image of a next information frame is displayed in the display area to reduce interference in the display screen area between sequential information image frames.

20 2. The display circuit of claim 1 wherein the display element comprises a liquid crystal display device.

30 3. The display circuit of claim 2 wherein the display element further comprises a liquid crystal display device controller coupled to the display signal generator to receive the display signal generated by the display signal generator and

operative to generate control signals to power selected portions of the liquid crystal display device responsive to the display signal.

5 4. The display circuit of claim 1 wherein the display signal generator comprises processor circuitry having an algorithm stored and executable therein, wherein execution of the algorithm causes the processor circuitry to generate the display signals of selected signal values.

10 5. The display circuit of claim 1 wherein the display signal generator further comprises means for determining the number of informational image frames comprising the sequence of information image frames to be displayed by the display element.

15 6. The display circuit of claim 5 wherein the sequence of the at least two information image frames comprises at least a first information image frame, a second information image frame, and a third information image frame, and
20 wherein the display signal generator is further operative to generate display signals of signal values other than signal values corresponding to the second information image frame in substitution for signal values corresponding to the second information image frame.

25 7. The display circuit of claim 1 further comprising an input element coupled to the display signal generator to permit thereby input signals to be applied to the display signal generator and wherein the display signal generator is further
30 operative to generate the display signals responsive, at least in part, to the input signal generator.

8. A method for sequentially displaying a sequence of information image frames upon a display area of a display

screen of a display element, the display screen having an image decay rate, the method comprising the steps of:

- 5 generating display signals which cause the display element to display upon the display area of the display screen a first information image frame and inputting the first information image display signals to the display screen whereby the display screen displays a first information image in the display area;
- 10 generating a signal value corresponding to a blank image frame and inputting the first information image display signals to the display screen whereby the display screen is not controlled to display an information image in the display area, wherein the signal values corresponding to the blank image
- 15 frame are generated for a time period related to the decay rate of the display screen to substantially reduce interference on the display screen of the first information image frame upon a second subsequent information image frame; and
- 20 generating display signals which cause the display element to display upon the display area of the display screen the second information image frame, and inputting the second information image display signals to the display screen whereby the display screen displays the second information image in the
- 25 display area.

9. The method of claim 8 comprising the additional steps of:

- 30 determining the number of the information image frames comprising the sequence of the first information image frame; and
- inputting signal values corresponding to the blank
- 35 frame in the place of signal values corresponding to the first

information image frames during the time period of the first information image frames.

10. The method of claim 10 wherein the display
5 element having the display screen upon which the sequence of
the at least two informational images has associated therewith
an image decay rate and wherein the time period during which
the signal values corresponding to the blank frame are
substituted for signal values corresponding to selected
10 informational image frames during said step of substituting is
related to the image decay rate of the display element.




FIG. 1




FIG. 5




FIG. 2




FIG. 3





FIG. 4



450

FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 11

FIG. 12

1100





FIG. 10

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US94/06562

A. CLASSIFICATION OF SUBJECT MATTER

IPC(5) :G09G 1/06
US CL :345/123

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 345/123, 121, 124, 125, 87, 90, 100, 31, 38, 56

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US, A, 4,646,081 (TSUNODA) 24 February 1987, col. 5, lines 6-31.	1-10
Y	US, A, 4,382,256 (NAGATA) 03 May 1983, col.3, lines 31-56.	1-10

Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be part of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search
22 AUGUST 1994

Date of mailing of the international search report

SEP 20 1994

Name and mailing address of the ISA/US
Commissioner of Patents and Trademarks
Box PCT
Washington, D.C. 20231

Authorized officer
Thuan H. Seal
QUAN NGUYEN

Facsimile No. (703) 305-3230

Telephone No. (703) 308-6603