



- (51) **International Patent Classification:**
H05K 1/02 (2006.01) *H05K 1/11* (2006.01)
- (21) **International Application Number:**
PCT/US2015/062720
- (22) **International Filing Date:**
25 November 2015 (25.11.2015)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (71) **Applicant:** INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95054 (US).
- (72) **Inventors:** CHEAH, Bok Eng; 1, Tingkat Pasir Belanda 4, Teluk Kumber, Bayan Lepas, 07 / 11920 (MY). KONG, Jackson Chung Peng; 12A, Denai Bayu 12, Seri Tanjung Pinang, Tanjung Tokong, 07 / 10470 (MY). HALL, Stephen H.; 1012 34th Place, Forest Grove, Oregon 97116 (US). YONG, Khang Choong; 27, Jalan TK5/24, Tmn Kinrara, Puchong, 10 / 47100 (MY). OOI, Kooi Chi; 96, Jalan Bunga Raya, Bukit Glugor, Glugor, 07 / 11700 (MY). GANTNER, Eric C.; 4535 SW Maplewood Rd, Portland, Oregon 97219 (US).
- (74) **Agents:** SCHEER, Bradley W., Reg. No. 47,059 et al.; Schwegman Lundberg & Woessner, P.A., c/o CPA Global, P.O. Box 52050, Minneapolis, Minnesota 55402 (US).

- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to non-prejudicial disclosures or exceptions to lack of novelty (Rule 4.17(v))

Published:

- with international search report (Art. 21(3))

(54) **Title:** ELECTRICAL INTERCONNECT FOR A FLEXIBLE ELECTRONIC PACKAGE




FIG. 5

(57) **Abstract:** An electrical interconnect for an electronic package. The electrical interconnect includes a first dielectric layer; a second dielectric layer; a signal conductor positioned between the first dielectric layer and the second dielectric layer; and a conductive reference layer mounted on the first dielectric layer, and wherein the conductive reference layer does not cover the signal conductor. The conductive reference layer may be a first conductive reference layer and the electrical interconnect further comprises a second conductive reference layer mounted on the second dielectric layer. The second conductive reference layer does not cover the signal conductor. In addition, the signal conductor may be a first signal conductor and the electrical interconnect may further include a second signal conductor between the first dielectric layer and the second dielectric layer. The first and second signal conductors may form a differential pair of conductors.

ELECTRICAL INTERCONNECT FOR A FLEXIBLE ELECTRONIC PACKAGE

Technical Field

- 5 **[0001]** Embodiments described herein generally relate to electronic packages, and more particularly to an electrical interconnect for a flexible electronic package.

Background

- 10 **[0002]** Electronic devices (e.g., mobile phones, smart phones, tablet computers, wearables, etc.) are continually being designed to be more flexible, compact and portable. Therefore, it is extremely important to reduce the form factor, z-height, stiffness and weight of the electronic devices that are included in mobile products.
- 15 **[0003]** One of the concerns that can arise as things are made smaller is signal integrity issues. As examples, channel impedance discontinuity and crosstalk are common issues that are continually addressed during high-speed package and PCB design.
- 20 **[0004]** In some electronic devices, signal crosstalk, reflection and loss are common issues that occur in conventional systems which include differential pairs of conductors. Signal crosstalk, reflection and loss may have negative design impacts by limiting bus design scaling (e.g., frequency, power, silicon real-estate, package layer-count and channel length).
- 25 **[0005]** Conventional solutions that seek to mitigate signal integrity issues typically require some form of design trade-off. One or more of these design trade-offs usually constrain enabling smaller and more flexible form factor high-speed packages and PCBs.
- 30 **[0006]** As a first example, high-speed packages and PCBs may increase the layer count and/or Z-height of the high-speed packages and PCBs. The number of signal routing layers and referencing layers may be increased to alleviate the signal integrity issues (e.g., due to breakout/congested routing areas or routing-over-void/split-plane areas).

[0007] As a second example, high-speed packages and PCBs may reduce routing density (i.e., increase in routing pitch). The layout of high-speed packages and PCBs may be optimized to reduce signal integrity issues by keeping interconnects with at least 2x-spacing away from one another to (i) 5 reduce crosstalk; and (ii) have a transition to other routing layer to avoid routing over-void/split-plane areas.

[0008] As a third example, high-speed packages and PCBs may require an increase in power consumption. This increase in power consumption is typically combined with circuit patterns where active crosstalk cancellation, 10 terminations and loss equalization are applied to mitigate crosstalk, reflection and loss.

[0009] Therefore, a need exists for a flexible interconnect structure that may address channel impedance discontinuity/reflection, crosstalk and loss issues while minimizing any design trade-offs. Addressing channel impedance 15 discontinuity/reflection, crosstalk and loss issues while minimizing any design trade-offs may enable smaller and more flexible form factor and more compact package & PCB designs. Smaller and more flexible form factor and more compact package & PCB designs may be especially important in mobile applications such as Wearables, Tablets, Smartphones and Ultrabooks (among 20 other electronic devices).

Brief Description of the Drawings

[0010] FIG. 1 illustrates a schematic side view of an example electrical interconnect for an electronic package.

25 [0011] FIG. 2 illustrates a schematic side view of another example electrical interconnect for an electronic package.

[0012] FIG. 3 illustrates a schematic side view of still another example electrical interconnect for an electronic package.

[0013] FIG. 4 illustrates a schematic side view of an example electrical 30 interconnect for an electronic package where signal conductors are equally spaced apart.

[0014] FIG. 5 illustrates a schematic side view of an example electrical interconnect similar to FIG. 4 where signal conductors are not equally spaced apart.

5 [0015] FIG. 6 is a perspective view of the example electrical interconnect shown in FIG. 5.

[0016] FIG. 7 is a perspective view similar to FIG. 6 where the example electrical interconnect includes aligned bridge sections.

[0017] FIG. 8 is a perspective view similar to FIG. 6 where the example electrical interconnect includes bridge sections that are not aligned.

10 [0018] FIGS. 9A-9F illustrate progressive schematic side views of a process for forming an electronic system that includes one or more of the electrical interconnects that are shown and described herein.

[0019] FIG. 10 illustrates a schematic side view of another electronic system that includes one or more of the electrical interconnects that are shown
15 and described herein.

[0020] FIG. 11 is a block diagram of an electronic apparatus that includes the electrical interconnects and/or electronic systems described herein.

Description of Embodiments

20 [0021] The following description and the drawings sufficiently illustrate specific embodiments to enable those skilled in the art to practice them. Other embodiments may incorporate structural, logical, electrical, process, and other changes. Portions and features of some embodiments may be included in, or substituted for, those of other embodiments. Embodiments set forth in the claims
25 encompass all available equivalents of those claims.

[0022] Orientation terminology, such as “horizontal,” as used in this application is defined with respect to a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the
30 horizontal as defined above. Prepositions, such as “on,” “side” (as in “sidewall”), “higher,” “lower,” “over,” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or

substrate, regardless of the orientation of the electrical interconnect or electronic package.

[0023] The electrical interconnects and electronic systems described herein may address issues that are associated with form-factor scaling of high speed interconnect designs when using flexible printed circuit technology. The electrical interconnects and electronics systems described herein may be used in applications such as wearables, mobile devices and other computer devices, especially those devices with non-standard form-factors or modular systems.

[0024] The electrical interconnects and electronic systems described herein may reduce impedance mismatching without corresponding design tradeoffs in routing density and/or layer count. In addition, the electrical interconnects and electronic systems described herein may be selectively, or uniformly, applied to particular regions of a flexible electronic package. It should be noted that the electrical interconnects and electronic systems may additionally, or alternatively, minimize cross talk, reflection and loss while maintaining target impedance when there is congested trace-to-trace spacing.

[0025] The electrical interconnects and electronic systems described herein may provide improved flexibility because of a reduction in the amount of metal as compared to conventional reference planes. In addition, the electrical interconnects and electronic systems may provide for z-height reduction in flexible substrates, including but not limited to flexible printed circuit boards.

[0026] FIGS. 1 and 2 illustrate a schematic side view of different forms of an example electrical interconnect 10 for an electronic package. The electrical interconnect 10 includes a first dielectric layer 11, a second dielectric layer 12 and a signal conductor 13A positioned between the first dielectric layer 11 and the second dielectric layer 12. In some forms, the first and second dielectric layers 11, 12 may include a flexible polymer (e.g., a polyimide material – among other types of materials).

[0027] The electrical interconnect 10 further includes a conductive reference layer 14 mounted on the first dielectric layer 11. The conductive reference layer 14 does not cover the signal conductor 13A.

[0028] It should be noted that the conductive reference layer 14 may not cover a portion, all or more than the signal conductor 13A. In other words, the

voids A may be narrower, wider or the same size as signal conductor 13A (see voids A in the FIGS.).

[0029] FIGS. 1 and 2 show an example form of the electrical interconnect 10 where the conductive reference layer 14 is a first conductive reference layer 14 and the electrical interconnect 10 further comprises a second
5 conductive reference layer 15 mounted on the second dielectric layer 12. In the example form of the electrical interconnect 10 shown in FIG. 1, the second conductive reference layer covers the signal conductor 13A. In the example electrical interconnect 10 shown in FIG. 2, the second conductive reference layer
10 15 does not cover the signal conductor 13A. It should be noted that forms of the electrical interconnect 10 are contemplated that do not include a second conductive reference layer 15.

[0030] FIGS. 1 and 2 show an example form of the electrical interconnect where the signal conductor 13A is a first signal conductor 13A and
15 the electrical interconnect 10 further includes a second signal conductor 13B between the first dielectric layer 11 and the second dielectric layer 12. It should be noted that the first and second signal conductor 13A, 13B may be the same or different depending on the application where the electrical interconnect 10 is to be used. In addition, the first signal conductor 13A and the second signal
20 conductor 13B may form a differential pair of conductors.

[0031] The example electrical interconnect 10 shown in FIG. 2 has first and second conductive reference layers 14, 15 that do not cover the first and second signal conductors 13A, 13B. The voided first and second conductive reference layers may be fabricated through photo-resistant development and
25 etching techniques (among other types of example processes).

[0032] FIGS. 4 and 5 illustrate schematic side views of other forms of the example electrical interconnect 10. FIG. 6 is a perspective view of the example electrical interconnect 10 shown in FIG. 5. The electrical interconnect
10 may include a plurality of additional signal conductors 13C, 13D. Each of
30 the additional signal conductors 13C, 13D is between the first dielectric layer 11 and the second dielectric layer 12.

[0033] It should be noted that each one of the plurality of additional signal conductors 13C, 13D may be part of differential pair of conductors. As an

example, each signal conductor may be closely adjacent to another signal conductor to form the differential pair of conductors.

[0034] A comparison of FIGS. 4 and 5 illustrates that in FIG. 4 the signal conductors 13A, 13B and signal conductors 13C, 13D may not form a differential pair. In contrast, the electrical interconnect 10 in FIG. 5 shows where the signal conductors 13A, 13B form a differential pair and the signal conductors 13C, 13D also form a differential pair.

[0035] In the example electrical interconnects 10 shown in FIGS. 4 and 5, the first and second conductive reference layers do not cover each of the signal conductors 13A, 13B, 13C, 13D. It should be noted that forms of the electrical interconnect 10 are contemplated where certain signal conductors are covered (partially or fully) by one, or both, of the first and second conductive reference layers 14, 15.

[0036] In some forms, the first and second conductive reference layers 14, 15 may permit the transmission of high-speed differential signals (e.g., up to 10 gigabytes per second). In addition, the electrical interconnects 10 described herein may have improved flexibility.

[0037] In the illustrated example electrical interconnects 10 shown in FIGS. 1-8, the signal conductors are shown as being linear. It should be noted that other shapes for the signal conductors are contemplated. As examples, the signal conductors may be curved, serpentine and may even be oriented in three dimensions.

[0038] As shown in FIGS. 7 and 8, the first and second conductive reference layers 14, 15 of the example electrical interconnects 10 may include bridge sections 16 that periodically cover differential pairs of signal conductors (see differential pair 13A, 13B and differential pair 13C, 13D). It should be noted that the distance between bridge sections 16 will depend in part on the wavelength of the signals that are being carried by the signal conductors 13A, 13B, 13C, 13D at a particular frequency.

[0039] In the example electrical interconnect 10 shown in FIG. 7, the bridge sections 16 that cover one differential pair of signal conductors 13A, 13B are aligned with the bridge sections 16 that cover another differential pair of signal conductors 13C, 13D. In the example electrical interconnect 10 shown in

FIG. 8, the bridge sections 16 that cover one differential pair of signal conductors 13A, 13B are not aligned with the bridge sections 16 that cover an adjacent differential pair of signal conductors 13C, 13D.

[0040] FIGS. 3-8 illustrate example electrical interconnects 10 that further include an adhesive layer 17 that is positioned between the first dielectric layer 11 and the second dielectric layer 12. It should be noted that the thickness and type of adhesive layer 17 that is used in the electrical interconnects 10 will depend in part on the manufacturing processes that are used to fabricate the electrical interconnects 10 as well as the applications where the electrical interconnects 10 are to be used (among other factors). In some forms, the adhesive layer 17 may be a polyimide-based adhesive layer.

[0041] The FIGS. 9A-9F illustrate progressive schematic side views of a process for forming an electronic system 90 that includes one or more of the electrical interconnects 10 that are shown and described herein. The electronic system 10 includes a first electronic system 90 that includes a first electronic component 91 and a second electronic component 92. The first electronic component 91 is electrically connected to the second electronic component 92 by one of the electrical interconnects 10 described herein.

[0042] It should be noted that any type of electronic component (e.g., active or passive) that is known now, or discovered in the future, may be utilized in the electronic system 90. In some forms, the electronic component may take the form of a stack of electronic components (see, e.g., electronic component 92 in FIGS. 9 and 10). The types of electronic components that are included in the electronic system 90 will depend in part on the application where the electronic system 90 is to be used (among other factors).

[0043] In the example electronic system 90 shown in FIG. 9F, the electrical interconnect 10 is mounted and/or built onto a flexible substrate 93 that includes the first and second electronic components 91, 92. In the example electronic system 90 shown in FIG. 10, the electrical interconnect 10 is part of the flexible substrate 93 that includes the first and second electronic components 91, 92.

[0044] It should be noted that the electronic systems 90 described herein may include multiple electrical interconnects 10 that provide electrical

interconnects for a variety of electronic components. In addition, the electrical interconnects 10 may be part of the same flexible substrate as the electronic components and/or mounted to a top and/or bottom side of a flexible substrate depending on the application where the electronic system 90 is to be used

5 (among other factors).

[0045] FIG. 11 is a block diagram of an electronic apparatus 1100 incorporating at least one electrical interconnect 10 and/or electronic system 90 described herein. Electronic apparatus 1100 is merely one example of an electronic apparatus in which forms of the electrical interconnects 10 and/or

10 electronic systems 90 may be used.

[0046] Examples of an electronic apparatus 1100 include, but are not limited to, personal computers, tablet computers, mobile telephones, wearables, drones, game devices, MP3 or other digital music players, etc. In this example, electronic apparatus 1100 comprises a data processing system that includes a

15 system bus 1102 to couple the various components of the electronic apparatus 1100. System bus 1102 provides communications links among the various components of the electronic apparatus 1100 and may be implemented as a single bus, as a combination of busses, or in any other suitable manner.

[0047] An electronic assembly 1110 that includes any of the electrical interconnects 10 and/or electronic systems 90 as describe herein may be coupled to (or form part of) system bus 1102. The electronic assembly 1110 may include any circuit or combination of circuits. In one embodiment, the electronic assembly 1110 includes a processor 1112 which can be of any type. As used

20 herein, "processor" means any type of computational circuit, such as but not limited to a microprocessor, a microcontroller, a complex instruction set computing (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a graphics processor, a digital signal processor (DSP), multiple core processor, or any other type of processor or processing circuit.

[0048] Other types of circuits that may be included in electronic assembly 1110 are a custom circuit, an application-specific integrated circuit (ASIC), or the like, such as, for example, one or more circuits (such as a communications circuit 1114) for use in wireless devices like mobile telephones,

30

tablet computers, laptop computers, two-way radios, and similar electronic systems. The IC can perform any other type of function.

[0049] The electronic apparatus 1100 may also include an external memory 1120, which in turn may include one or more memory elements suitable to the particular application, such as a main memory 1122 in the form of random access memory (RAM), one or more hard drives 1124, and/or one or more drives that handle removable media 1126 such as compact disks (CD), flash memory cards, digital video disk (DVD), and the like.

[0050] The electronic apparatus 1100 may also include a display device 1116, one or more speakers 1118, and a keyboard and/or controller 1130, which can include a mouse, trackball, touch screen, voice-recognition device, or any other device that permits a system user to input information into and receive information from the electronic apparatus 1100.

[0051] To better illustrate the electrical interconnects 10 and/or electronic systems 90 disclosed herein, a non-limiting list of embodiments is provided herein:

[0052] Example 1 includes an electrical interconnect for an electronic package. The electrical interconnect includes a first dielectric layer; a second dielectric layer; a signal conductor positioned between the first dielectric layer and the second dielectric layer; and a conductive reference layer mounted on the first dielectric layer, and wherein the conductive reference layer does not cover the signal conductor.

[0053] Example 2 includes the electrical interconnect of example 1, wherein the conductive reference layer does not cover a portion of the signal conductor.

[0054] Example 3 includes the electrical interconnect of any one of examples 1 to 2, wherein the conductive reference layer is a first conductive reference layer and the electrical interconnect further comprises a second conductive reference layer mounted on the second dielectric layer.

[0055] Example 4 includes the electrical interconnect of example 3, wherein the second conductive reference layer does not cover the signal conductor.

[0056] Example 5 includes the electrical interconnect of any one of examples 1 to 4, wherein the signal conductor is a first signal conductor and the electrical interconnect further comprises a second signal conductor between the first dielectric layer and the second dielectric layer.

5 [0057] Example 6 includes the electrical interconnect of any one of examples 1 to 5, wherein the first signal conductor and the second signal conductor form a differential pair of conductors.

[0058] Example 7 includes the electrical interconnect of any one of examples 1 to 6, wherein the conductive reference layer is a first conductive
10 reference layer and the electrical interconnect further comprises a second conductive reference layer mounted on the second dielectric layer, and wherein the first and second conductive reference layers do not cover the first and second signal conductors.

[0059] Example 8 includes the electrical interconnect of any one of
15 examples 1 to 7, and further including a plurality of additional signal conductors, wherein each of the additional signal conductors is between the first dielectric layer and the second dielectric layer.

[0060] Example 9 includes the electrical interconnect of example 8,
20 wherein each one of the plurality of additional signal conductors is part of a differential pair of signal conductors.

[0061] Example 10 includes the electrical interconnect of example 9, wherein each signal conductor is adjacent signal conductor to another signal conductor form a differential pair of signal conductors.

[0062] Example 11 includes the electrical interconnect of example 10,
25 wherein the first and second conductive reference layers do not cover the signal conductors.

[0063] Example 12 includes the electrical interconnect of any one of examples 10-11, wherein the first and second first and second signal conductors are linear.

30 [0064] Example 13 includes the electrical interconnect of any one of examples 10-12, wherein the first and second conductive reference layers include bridge sections that periodically cover differential pairs of signal conductors.

[0065] Example 14 includes the electrical interconnect of any one of examples 10-13, wherein the bridge sections that periodically cover one differential pair of signal conductors are not aligned with the bridge sections that cover an adjacent differential pair of signal conductors.

5 [0066] Example 15 includes an electrical interconnect for an electronic package. The electrical interconnect includes a first dielectric layer; a second dielectric layer; an adhesive layer positioned between the first dielectric layer and the second dielectric layer; a plurality of signal conductors within the adhesive layer, wherein each signal conductor is part of a differential pair of
10 signal conductors; a first conductive reference layer mounted on the first dielectric layer, wherein the first conductive reference layer does not cover the signal conductors; and a second conductive reference layer mounted on the second dielectric layer, wherein the second conductive reference layer does not cover the signal conductors.

15 [0067] Example 16 includes the electrical interconnect of example 15, wherein the signal conductors are linear.

[0068] Example 17 includes the electrical interconnect of any one of examples 15-16, wherein the first and second conductive reference layers include bridge sections that periodically cover the differential pairs of signal
20 conductors.

[0069] Example 18 includes electronic system. The electronic system includes a first electronic component; a second electronic component; and an electrical interconnect that includes a first dielectric layer and a second dielectric layer, the electrical interconnect further including a differential pair of signal
25 conductors that carry current between the first electronic component and the second electronic component, the electrical interconnect further including a first conductive reference layer mounted on the first dielectric layer and a second conductive reference layer mounted on the second dielectric layer such that the first and second conductive reference layers do not cover each of the signal
30 conductors.

[0070] Example 19 includes the electrical interconnect of example 18, wherein the electrical interconnect includes an adhesive layer positioned

between the first dielectric layer and the second dielectric layer, and wherein the signal conductors are within the adhesive layer.

[0071] Example 20 includes the electrical interconnect of any one of examples 18 to 19, wherein the electrical interconnect is mounted onto a flexible substrate that includes the first and second electronic components.

[0072] Example 21 includes the electrical interconnect of any one of examples 18 to 19, wherein the electrical interconnect is part of a flexible substrate that includes the first and second electronic components.

[0073] This overview is intended to provide non-limiting examples of the present subject matter. It is not intended to provide an exclusive or exhaustive explanation. The detailed description is included to provide further information about the methods.

[0074] The above detailed description includes references to the accompanying drawings, which form a part of the detailed description. The drawings show, by way of illustration, specific embodiments in which the invention can be practiced. These embodiments are also referred to herein as “examples.” Such examples can include elements in addition to those shown or described. However, the present inventors also contemplate examples in which only those elements shown or described are provided. Moreover, the present inventors also contemplate examples using any combination or permutation of those elements shown or described (or one or more aspects thereof), either with respect to a particular example (or one or more aspects thereof), or with respect to other examples (or one or more aspects thereof) shown or described herein.

[0075] In this document, the terms “a” or “an” are used, as is common in patent documents, to include one or more than one, independent of any other instances or usages of “at least one” or “one or more.” In this document, the term “or” is used to refer to a nonexclusive or, such that “A or B” includes “A but not B,” “B but not A,” and “A and B,” unless otherwise indicated. In this document, the terms “including” and “in which” are used as the plain-English equivalents of the respective terms “comprising” and “wherein.” Also, in the following claims, the terms “including” and “comprising” are open-ended, that is, a system, device, article, composition, formulation, or process that includes elements in addition to those listed after such a term in a claim are still deemed

to fall within the scope of that claim. Moreover, in the following claims, the terms “first,” “second,” and “third,” etc. are used merely as labels, and are not intended to impose numerical requirements on their objects.

[0076] The above description is intended to be illustrative, and not
5 restrictive. For example, the above-described examples (or one or more aspects thereof) may be used in combination with each other. In addition, the order of the methods described herein may be in any order that permits fabrication of an electrical interconnect and/or package that includes an electrical interconnect. Other embodiments can be used, such as by one of ordinary skill in the art upon
10 reviewing the above description.

[0077] The Abstract is provided to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.

[0078] Also, in the above Detailed Description, various features may be
15 grouped together to streamline the disclosure. This should not be interpreted as intending that an unclaimed disclosed feature is essential to any claim. Rather, inventive subject matter may lie in less than all features of a particular disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate
20 embodiment, and it is contemplated that such embodiments can be combined with each other in various combinations or permutations. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

CLAIMS

1. An electrical interconnect for an electronic package, comprising:
a first dielectric layer;
5 a second dielectric layer;
a signal conductor positioned between the first dielectric layer and the second dielectric layer; and
a conductive reference layer mounted on the first dielectric layer, and
wherein the conductive reference layer does not cover the signal conductor.
10
2. The electrical interconnect of claim 1, wherein the conductive reference layer does not cover a portion of the signal conductor.
3. The electrical interconnect of claim 1, wherein the conductive reference
15 layer is a first conductive reference layer and the electrical interconnect further comprises a second conductive reference layer mounted on the second dielectric layer.
4. The electrical interconnect of claim 3, wherein the second conductive
20 reference layer does not cover the signal conductor.
5. The electrical interconnect of claim 1, wherein the signal conductor is a first signal conductor and the electrical interconnect further comprises a second signal conductor between the first dielectric layer and the second dielectric layer.
25
6. The electrical interconnect of claim 5, wherein the first signal conductor and the second signal conductor form a differential pair of conductors.
7. The electrical interconnect of claim 6, wherein the conductive reference
30 layer is a first conductive reference layer and the electrical interconnect further comprises a second conductive reference layer mounted on the second dielectric layer, and wherein the first and second conductive reference layers do not cover the first and second signal conductors.

8. The electrical interconnect of claim 7, further comprising a plurality of additional signal conductors, wherein each of the additional signal conductors is between the first dielectric layer and the second dielectric layer.

5

9. The electrical interconnect of claim 8, wherein each one of the plurality of additional signal conductors is part of a differential pair of signal conductors.

10. The electrical interconnect of claim 9, wherein each signal conductor is adjacent signal conductor to another signal conductor form a differential pair of signal conductors.

10

11. The electrical interconnect of claim 10, wherein the first and second conductive reference layers do not cover the signal conductors.

15

12. The electrical interconnect of claim 10, wherein the first and second first and second signal conductors are linear.

13. The electrical interconnect of claim 10, wherein the first and second conductive reference layers include bridge sections that periodically cover differential pairs of signal conductors.

20

14. The electrical interconnect of claim 13, wherein the bridge sections that periodically cover one differential pair of signal conductors are not aligned with the bridge sections that cover an adjacent differential pair of signal conductors.

25

15. An electrical interconnect for an electronic package, comprising:
a first dielectric layer;
a second dielectric layer;
an adhesive layer positioned between the first dielectric layer and the second dielectric layer;
a plurality of signal conductors within the adhesive layer, wherein each signal conductor is part of a differential pair of signal conductors;

30

a first conductive reference layer mounted on the first dielectric layer, wherein the first conductive reference layer does not cover the signal conductors; and

5 a second conductive reference layer mounted on the second dielectric layer, wherein the second conductive reference layer does not cover the signal conductors.

16. The electrical interconnect of claim 15, wherein the signal conductors are linear.

10

17. The electrical interconnect of claim 15, wherein the first and second conductive reference layers include bridge sections that periodically cover the differential pairs of signal conductors.

15 18. An electronic system comprising:

a first electronic component;

a second electronic component; and

an electrical interconnect that includes a first dielectric layer and a second dielectric layer, the electrical interconnect further including a differential pair of signal conductors that carry current between the first electronic component and the second electronic component, the electrical interconnect further including a first conductive reference layer mounted on the first dielectric layer and a second conductive reference layer mounted on the second dielectric layer such that the first and second conductive reference layers do not cover each
20 of the signal conductors.
25




19. The electronic system of claim 18, wherein the electrical interconnect includes an adhesive layer positioned between the first dielectric layer and the second dielectric layer, and wherein the signal conductors are within the
30 adhesive layer.

20. The electronic system of claim 18, wherein the electrical interconnect is mounted onto a flexible substrate that includes the first and second electronic components.




- 5 21. The electronic system of claim 18, wherein the electrical interconnect is part of a flexible substrate that includes the first and second electronic components.

10



1/5

*FIG. 1**FIG. 2**FIG. 3*

2/5

*FIG. 4**FIG. 5**FIG. 6*

3/5

*FIG. 7**FIG. 8*




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 9D




FIG. 9E






FIG. 9F

5/5

**FIG. 10****FIG. 11**

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2015/062720**A. CLASSIFICATION OF SUBJECT MATTER****H05K 1/02(2006.01)i, H05K 1/11(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H05K 1/02; H05K 1/18; H05K 3/46; H01P 3/04; H01L 23/12; H01P 3/08; H05K 1/11

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: electrical interconnect, electronic package, dielectric layer, signal conductor, conductive reference layer, electronic component

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2010-0238638 A1 (YEOUNG-JUN CHO) 23 September 2010	1-2
Y	See abstract, paragraphs [0041]-[0053], claim 1 and figure 2.	3-17
A		18-21
X	JP 2013-239511 A (MITSUBISHI ELECTRIC CORP.) 28 November 2013	18-21
Y	See paragraphs [0023]-[0027], claims 1, 19 and figures 1-2.	3-17
A		
A	US 2005-0237137 A1 (ACHYUT KUMAR DUTTA) 27 October 2005	1-21
	See paragraphs [0130]-[0132], claim 1 and figures 3A-4C.	
A	US 2009-0255715 A1 (JOHN RICHARD DANGLER et al.) 15 October 2009	1-21
	See paragraphs [0036]-[0043], claim 11 and figures 2A-2D.	
A	JP 2008-109331 A (NEC CORP. et al.) 08 May 2008	1-21
	See paragraphs [0032]-[0034], claims 1-2 and figures 1-3.	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

12 August 2016 (12.08.2016)

Date of mailing of the international search report

12 August 2016 (12.08.2016)

Name and mailing address of the ISA/KR

International Application Division

Korean Intellectual Property Office

189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

KIM, Sung Gon

Telephone No. +82-42-481-8746



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/062720

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2010-0238638 A1	23/09/2010	KR 10-2010-0104911 A US 8692133 B2	29/09/2010 08/04/2014
JP 2013-239511 A	28/11/2013	None	
US 2005-0237137 A1	27/10/2005	US 2008-0023804 A1 US 7298234 B2 US 7889031 B2	31/01/2008 20/11/2007 15/02/2011
US 2009-0255715 A1	15/10/2009	US 8549444 B2	01/10/2013
JP 2008-109331 A	08/05/2008	JP 4848490 B2	28/12/2011