A microcontroller unit (200) comprises a reset controller (220) operably coupled to a plurality of logic elements (205, 210, 215, 220) of the microcontroller unit (200). Low voltage detection logic (260) is operably coupled to the reset controller (220) and arranged to provide a plurality of low voltage interrupt signals to a number of respective logic elements (205, 210, 215, 220) of the microcontroller unit (200) via the reset controller (220). A method (400) of operating a microcontroller unit (100) is also described.
Field of the Invention

The field of the invention relates to a microcontroller unit (MCU). The invention is applicable to, but not limited to, maintenance of operational states of the microcontroller unit during out of specification operational conditions.

Background of the Invention

In the field of microcontroller units (MCUs) employing clocked circuits/signals it is known that the synchronous logic circuits introduce limitations with respect to the voltage and temperature operating range dependent upon the clock frequency employed in the MCU. The term synchronous logic circuit generally encompasses any clocked logic circuit where logic signals are propagated through a circuit in response to a plurality of timing signals, such as trigger signals or a variety of clock signals. In low voltage or high temperature states, during for example MCU initialisation or controlled power down of the MCU, the MCU needs to be maintained in a fully functional state. When clocked (synchronous) logic is used for such functional operations, a specific range of voltage and temperature is specified, with no performance guarantees provided outside of this range. However, it is known that operating conditions of voltage and temperature regularly exist that fall outside of this normal operating range.

FIG. 1 illustrates a known graphical representation 100 of supply voltage (Vdd) 105 versus time 110 of an operation of such an MCU. Here, a battery supply voltage 115 is shown as drooping below a threshold, for example a vehicular battery supply drooping in response to a cold-crank operation of the vehicle's engine. The droop in battery supply voltage 115 causes a corresponding droop in the MCU supply voltage (VDDR) 140 regulated down from the battery supply voltage 115.

In a correctly constructed MCU system, when the MCU supply voltage (VDDR) 140 falls below the minimum MCU supply voltage limit (i.e. below a Low Voltage Reset (LVR) threshold 125 of the device), this will normally result in an assertion of a low voltage detection event in order to protect against the execution of the device when out of specification.

In this way, for example, the reset operation prevents an indeterminate operation of the MCU device. For example, the LVR threshold 125 may be set to, say, 4.45V in a nominal 5V MCU system. Unfortunately, this Reset event will cause the device registers to reset to their default conditions, default configuration e.g. pull-up/pull-down values to be set and loss of the values
held on the MCU integrated circuit (IC) pins, including the general purpose input-output (GPIO) pin, and inputs with no driven level.

Further, many MCU applications require compliance with stringent safety standards, such as EN60730, which demand deterministic behaviour in all conditions. There is therefore a need for the MCU to exhibit deterministic behaviour at a wider range of operating conditions than generally specified, and particularly at a lower voltage than the point at which the MCU is fully operational. For example, MCUs need to support safety modes during start-up, power down and in response to unexpected external events.

It is known that some techniques exist to minimise risks of incorrect MCU operation at low operating voltages, such as providing a watchdog function or provide low voltage interrupt (LVI) functions. These functions provide some protection, but are known to also suffer the same limitations that the MCU suffers from. For example, if the design of the MCU is based on clock signals, then single point failures are still possible due to incorrect clock operation and the operation of the MCU is more or less the same for the watchdog as it is for the rest of the MCU.

One application of MCUs is in vehicular electronics. In this context, Electronic Control Units (ECUs) are provided with MCUs that control the vehicular electronic hardware. One problematic area in such a vehicular application is, for example, during a crank phase of engine ignition. Here, a reduction in the engine's power supply, due to a transferral of energy to components required to ignite the engine, may result in a drop in MCU voltage and thereby an activation of the LVR of the MCU. This will result in the MCU losing the ability to continue to drive the hardware components.

Thus, a good system design is required to protect the device from operation outside of the allowable specification. Within the defined specification operating ranges, the operation of the MCU device is normally protected with Low Voltage Reset (LVR) logic that will reset the device. A Reset is defined as a mechanism that returns the device to a known default condition, including halting the current processing operations and allowing a restart from a fixed known execution sequence. In contrast, an interrupt is defined as processing exception, which, if enabled, halts the current execution sequence and automatically starts a new processing sequence.

It is known that existing devices with a single input supply, e.g. nominal 5V or 3V-5V, are unable to support operation of the MCU in some vehicular applications, for example when the voltage drops to a sufficiently low voltage level, often referred to as a 'cold crank' level. In this context, the device is held in a Reset state allowing external hardware (generally a pull-up resistor) to determine a respective MCU pin value. For some MCU-based systems, it is
known that the device’s GPIO levels may droop as the supply voltage level droops. This drooping is as a result of the I/O voltage levels also reducing. Cold cranking of the engine at ignition is an example of when a voltage supply will temporarily be outside of the specified boundaries. However, this application only supports a default voltage supply level.

However, elements of the MCU application still need to be supported even under these extreme conditions, for example: the MCU still needs to support push-button ignition, the MCU must still support the control of the starter relay coil even though cranking the vehicle engine will droop the power supply below the normal LVR level. If LVR activates under such a condition, this will reset the device and consequently any pin values on the MCU currently used to control the relay may change. Thus, such a reset operation may well stop the ignition from taking place. Cold Crank represents an event where a known temporary excursion from the specification should still support continued operation of the device. Thus, in some instances, a low voltage interrupt/ low voltage reset (LVIR) operation will generate an interrupt when the power supply drifts outside of the required specification to prevent any indeterminate operation of device.

EP701 194A describes a mechanism to support holding a pin state of an MCU when the power supply falls below a defined operating device level. Further, EP1087404 describes a mechanism to support holding a pin state when the power supply falls below the defined operating device level. EP1087404 is specifically related to a supply level when EEPROM programming is to be performed, and guards against incorrect write operations if the input supply can not support a necessary load from an associated charge pump.

Thus, a need exists for an improved MCU and method of operation therefor.

Summary of the Invention

In accordance with aspects of the invention, there is provided a microcontroller unit and method of operation therefor, as defined in the appended Claims.

Brief Description of the Drawings

FIG. 1 illustrates a known graphical representation of Vdd versus time of an operation of the MCU.

Exemplary embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings, in which:
FIG. 2 illustrates a microcontroller unit adapted in accordance with embodiments of the invention.

FIG. 3 illustrates a low-voltage detection arrangement in accordance with embodiments of the invention.

FIG. 4 illustrates a flowchart of a microcontroller unit in accordance with embodiments of the invention.

FIG. 5 illustrates an operation cycle of an MCU in accordance with embodiments of the invention.

**Description of Embodiments of the Invention**

Before describing in detail embodiments that are in accordance with the invention, it should be observed that the various apparatus components described herein, and as shown in the accompanying drawings, have been represented where appropriate by conventional symbols in the drawings, showing only those specific details that are pertinent to understanding the embodiments of the present invention so as not to obscure the disclosure with details that will be readily apparent to those of ordinary skill in the art having the benefit of the description herein. Thus, it will be appreciated that for simplicity and clarity of illustration, common and well-understood elements that are useful or necessary in a commercially feasible embodiment may not be depicted in order to facilitate a less obstructed view of these various embodiments.

Embodiments of the invention will be described in terms of a microcontroller unit (MCU). However, it will be appreciated by a skilled artisan that the inventive concept herein described may be embodied in any type of signal processing module or device. Therefore, hereinafter, the term MCU is meant to encompass any signal processing module or device.

Furthermore, it is envisaged that the inventive concept is not limited to use in safety critical applications. It is envisaged that the inventive concept herein described may equally be applied to low power applications and applications to survive regular excursions beyond the normal operating conditions of conventionally clocked logic. It is also envisaged that the inventive concept herein described may equally be applied to applications requiring changes in operating conditions, whilst maintaining gradual change of control to accommodate the change in environment or external MCU conditions.

In summary, in accordance with some embodiments of the invention, multiple programmable LVIs are used to separately reset independent sections of a microcontroller-based system,
sometimes referred to as a System-on-Chip (SoC). Thus, in accordance with embodiments of
the invention, using different LVI levels for, say, the microprocessor core, the flash, the
analogue-to-digital converter (ADC) and the GPIOs, allows selective and controllable
operation of the different sections of the SoC down to their respective minimum possible
levels of operation. This is particularly advantageous in allowing a programmed state of
GPIOs to be maintained, even when the voltage for the MCU core to operate has already
reached a level that does not allow proper operation of the core any more. Advantageously,
embodiments of the invention may reduce a complexity of the power supply on the printed
circuit board (PCB) level for special applications that need to deal with power drooping during
engine cranking. Advantageously, embodiments of the invention may provide a competitive
advantage due to reduced system cost on the PCB level or preventing price penalties for
failure to offer support for a particular application's requirements outside of a specified
operating range.

Further, in providing different and independently controllable low voltage circuit assertion
levels, it is possible to support continued partial operation of the device even when the supply
is beyond the specified normal operating limits. This advantageously prevents the device
from being reset during brown-out events and thereby retains the GPIO state while
maintaining protection of the device against unsustainable voltage drops. Advantageously,
higher levels of protection may also be supported through appropriate configurability of the
low voltage detection circuits, if needed.

Referring now to FIG. 2, a microcontroller unit 200 is illustrated that has been adapted to
support embodiments of the invention. The MCU 200 comprises, for example, a data memory
205, executable memory 210, a central processing unit (CPU) 215, a reset controller 220, an
analogue-to-digital converter 225 and a voltage supply 230. The data memory 205, executable
memory 210, central processing unit (CPU) 215 and reset controller 220 are each
designed using conventional clocked logic circuits and controlled using conventional controller
functionality. Furthermore, the data memory 205, executable memory 210, central processing
unit (CPU) 215, analogue-to-digital converter 225 and reset controller 220 are each coupled to
address bus 240, data bus 245 and memory bus 250. The reset controller 220 is also
operably coupled to a reset bus 255, for receiving or transmitting reset signals to one or more
functional logic circuits.

In accordance with embodiments of the invention, a low voltage detection arrangement 260 is
provided, as described later with respect to FIG. 3, FIG. 4 and FIG. 5.

Referring now to FIG. 3, a more detailed functional block diagram of one embodiment of a low
voltage detection (LVD) arrangement 260 is illustrated. The LVD arrangement 260 is
provided with a nominal 5V supply 305 and comprises a number of logic elements.
particular, in accordance with embodiments of the invention, the LVD arrangement comprises a plurality of logic elements to provide different reset levels based on different input signals. For example, in the embodiment shown, the LVD arrangement 260 comprises three reset/threshold levels: logic 315 to support a high reset level (LV15_H), logic 320 to support a median reset level (LV15) and logic 325 to support a low reset level (LV15_L).

Logic elements 315, 320 and 325 represent elements that compare the supply voltage 305 to preset threshold levels, and cause their output signals LVI5HF, LVI5F, and LVI5_L_Reset (respectively) to assert when the supply voltage goes below the threshold. The implementation of these elements may vary based on the technology or product, but several implementations are well known in the art. One such implementation is to use a feedback resistor array to reduce a supply voltage to a proportion of its actual value, and to use a voltage comparator to compare this voltage to a known reference voltage; the output of the comparator to assert when the output of the resistor divider is less than the known reference voltage.

Although embodiments of the invention are described with reference to using three reset/threshold levels, it is envisaged that in other embodiments of the invention, other numbers of reset/threshold levels may be used. For example, in some instances, it is envisaged that only two reset/threshold levels may be used, for example where a first reset/threshold level is used to signify out-of-spec operation and a second reset/threshold level is used to initiate a hard reset. Alternatively, in other embodiments of the invention, it is envisaged that numerous reset/threshold levels may be used, for example where each logic or functional element operably coupled to the reset controller and CPU comprises its own operational threshold level.

The operation of the LVD arrangement 260 of the microcontroller unit in accordance with embodiments of the invention commences with a determination of whether the supply voltage is less than a first low voltage interrupt level ('supply < LV15H') is made. In this embodiment, the first low voltage interrupt level 315 may be used as an early warning LVI. The early warning LVI may provide a warning to a user that the MCU may be about to traverse out of its specified limits. Thus, the warning may be used to prepare for out of specification operation (for example, initiating an ignore/stop operation for the analogue-to-digital converter (ADC), stop Flash programming or stop memory erase operations, etc). The output (LVI5HF) 375 of the first low voltage interrupt detector 315 is input to a first logical 'AND' gate 350, where it is 'AND'ed with a first low-voltage reset signal (LVI5HIE) 330.

If the first low-voltage reset signal (LVI5HIE) 330 is enabled, then the MCU system will allow the operation of one or more specific logic elements, for example data memory 205,
executable memory 210, ADC 225 and/or CPU 215 from FIG. 2, outside of the normal specification limit for that logic element.

A second low-voltage reset signal (LVI5) 380 is generated from an output of a second logical 'AND' function 355, that performs an 'AND' operation on an output signal (LVI5F) 385 of the median (second) low voltage interrupt logic level (320) and a second received control signal (LVI5IE) 335. In this embodiment, the second low voltage reset signal (LVI5) 380 may be used as an 'out of specification' LVI/R warning and be asserted just below the allowable normal operating specification limit. Thus, the second low voltage reset signal (LVI5) 380 may be configured to generate a Reset signal, as it will occur at the standard LVR level just beyond the Spec limit. However, in some embodiments it is envisaged that the second low voltage reset signal (LVI5) 380 may be configured to notify the user that they are now operating outside of the specified limit, if it has been decided to continue to operate at such voltages. Alternatively, this interrupt may be used to generate one or more further interrupt signal(s), or to be ignored.

Further, in this embodiment, a third low voltage interrupt level 325 may be used as a hard reset signal. The output of the third low voltage interrupt level 325 is input to a logical 'OR' gate 365, where it is 'OR'ed with a fourth low-voltage reset signal. The fourth low-voltage reset signal is generated from an output of a second logical 'AND' function 360, that performs an 'AND' operation on an output signal (LVI5F) 385 of the median (second) low voltage interrupt logic detector 320 and a third received control signal (LVI5RE) 340. The output from the 'OR' gate 365 forms a low-voltage hard reset (LVR) output signal 390.

The LVI levels set by the respective LVD logic elements 315, 320, 325 are critical components of the MCU device operation, and hence their operation is arranged to be both predictable and prohibit malfunctions from changing their behaviour. Such malfunctions to be avoided may include code runaway or poor code design.

It is envisaged in one embodiment of the invention that the respective interrupt levels for respective logic components within the MCU system may be stored in a look-up table 395. In this manner, the respective interrupt levels may be independently accessible and modifiable.

In accordance with embodiments of the invention, there are several implementation approaches envisaged, each with different characteristics that can typically be used to achieve the multiple LVI operation. For example, in accordance with embodiments of the invention, the LVD logic elements 315, 320, 325 may be either fixed or programmable. When the operation of the LVD logic elements 315, 320, 325 is fixed each level may be set to automatically trigger a respective Interrupt or RESET operation. Thus, in this embodiment, all
bits may be fixed, with no or little option to change the levels. Advantageously, this embodiment offers high resilience, but at the expense of minimal flexibility.

Alternatively, in a fully programmable implementation, each level of the LVD logic elements 315, 320, 325 may be set to selectively trigger a reset or interrupt. Advantageously, this embodiment offers high flexibility, but may be prone to corruption due to inadvertent modification of the code or code runaway. The high selectivity of reset, interrupt, or logic levels may lead to an increased possibility of code or other mechanisms causing a misconfiguration. If the configurations are kept to a minimum, so are the chances of disruption.

In an enhanced embodiment of the fully programmable implementation, it is envisaged that the fully programmable implementation may be used with register locking, where control registers may only be accessed once. Thus, subsequent register accesses will have no effect. Advantageously, this embodiment readily supports techniques including ‘write-once’ or alternatively ‘write-untill-locked’ operations.

In a yet further alternative embodiment of the invention, a partially programmable implementation, with register locking, is envisaged. Here, again, only certain control registers may be accessed once, where other registers are fixed. Thus, only certain interrupt levels may be selected to trigger resets or interrupts. Other levels may be configured as non-changeable, for example for fail-safe operation. Again, subsequent register accesses will have no effect. Advantageously, this embodiment also readily supports techniques including ‘write-once’ or alternatively ‘write-untill-locked’ operations.

In one embodiment of the invention, a mechanism to protect the configuration of the detection hardware may be implemented in order to guard against inadvertent modification of the above protection circuits. In this embodiment, as the input power supply droops, the GPIO level will also droop eventually resulting in exceeding a specified low input voltage (VIL), high input voltage (VIH), low output voltage (VOL) and high output voltage (VOH) switching levels. Before this happens, it is envisaged that the threshold levels will be set to sufficiently high levels to ensure that the minimum Low Voltage Reset (LVR) will not be reached and thereby prevent incorrect recognition of voltage levels.

Referring now to FIG. 4, a flowchart 400 illustrates an operation of a microcontroller unit in accordance with embodiments of the invention. The flowchart 400 commences with a determination as to whether the supply voltage is less than a first low voltage interrupt level ('supply < LV15H'). In this embodiment, the first low voltage interrupt level may be used as an early warning LVI, as shown in step 405. If it is determined that the supply voltage is not less than the first low voltage interrupt level in step 405, the determination loops as shown. However, if the determination indicates that the supply voltage is less than the first low voltage
interrupt level in step 405, then the method sets an early warning (LVIH) flag, as shown in step 410.

A determination is then made as to whether a first low voltage interrupt level (LVI5H) is enabled, as shown in step 415. If the first low voltage interrupt level (LVI5H) is enabled, as shown in step 415, then a first low voltage detection (LVD) interrupt is set to prepare the MCU system for operation with a supply voltage that has traversed outside of its specified conditions, as shown in step 420. Thereafter, or following a determination that the first low voltage interrupt level (LVI5H) is not enabled in step 415, a determination of whether the supply voltage is less than a second low voltage interrupt level ('supply < LV15') is made. In this embodiment, the second low voltage interrupt level may be used as an 'out of specification' LVI/R warning, as shown in step 425. If it is determined that the supply voltage is not less than the second low voltage interrupt level in step 425, the determination loops as shown. In this case the supply voltage may be understood as being less than the early warning level, but greater than the normal reset level. However, if the determination indicates that the supply voltage is less than the second low voltage interrupt level in step 425, then the method sets an 'out-of-spec' (LVI5) flag, as shown in step 430.

A determination is then made as to whether a low voltage reset has been enabled, in step 435. If the low voltage reset has been enabled in step 435, then a LVD reset is set, as shown in step 440. The method will then end in step 450, as shown.

If the low voltage reset has not been enabled in step 435, then the MCU system will allow the operation of one or more specific logic elements outside of the normal specification limit, as shown in step 452. A determination is then made as to whether a second interrupt (LVI5) is enabled, as shown in step 455.

If the second low voltage interrupt (LVI5) is enabled in step 455, then a second LVD interrupt is set to stop one or more activities of the MCU system, as shown in step 460. Thereafter, or following a determination that the second low voltage interrupt level (LVI5) is not enabled in step 455, a determination of whether the supply voltage is less than a third low voltage interrupt level ('supply < LV15L') is made. In this embodiment, the third low voltage interrupt level may be used as a 'hard reset', as shown in step 465. If it is determined that the supply voltage is not less than the third low voltage interrupt level in step 465, the determination loops as shown. In this case, the supply voltage may be understood as being lower than the early warning (first LVI) level and lower than the normal reset level, but greater than the absolute minimum supply voltage level. However, if the determination indicates that the supply voltage is less than the third low voltage interrupt level in step 465, then the method performs an LVD Reset operation, as shown in step 470, and ends in step 450.
FIG. 5 illustrates a graphical representation 500 of supply voltage (Vdd) 505 versus time 510 of an operational cycle of an MCU system in accordance with embodiments of the invention. Here, a vehicle battery supply voltage 515 is shown as drooping to a low level 526, for example in response to a cold-crank operation of the vehicle's engine. The drooping of the vehicle battery supply voltage 515 causes a consequent drooping to a low level 528 of the MCU supply voltage 550. As shown, the MCU supply droops below a first (early warning) threshold (LVI5JH) 520, and a second (median) threshold (LVI/R) 522. However, in accordance with the aforementioned embodiments, the MCU drooping level fails to reach a low threshold level (LVR5_L) 524 and therefore, in response thereto, the MCU supply voltage 550 is maintained within an operational region, for a number of associated logic elements of the MCU system. For example, as shown, the threshold levels may be set as:

\[
\begin{align*}
LVI5JH & = 4.8V; \\
LVI/R & = 4.45V; \text{ and} \\
LVR5_L & = 3.5V.
\end{align*}
\]

Thus, in accordance with embodiments of the invention, when the battery supply voltage 515 falls below the operating voltage limit, the consequent drop in MCU supply voltage no longer automatically results in an assertion of a Low Voltage Reset (LVR) signal of the device in order to protect against the execution of the device when out of specification, for example to prevent an indeterminate operation of the MCU device. In contrast, within the region highlighted, a selection of logic elements may be maintained as operational and not liable to be independently reset. For clarification, those elements that are unable to operate at the current voltage level will be disabled once the particular voltage usage threshold has been crossed. Hence, many elements will be unable to be used, but certain elements will remain functional. It is only these remaining elements that may continue to be used and driven up to the absolute lowest level.

A skilled artisan will appreciate that the aforementioned embodiments may provide one or more of the following advantages over known processor-based systems:

(i) The provision of multiple and different low voltage circuit assertion levels makes it possible to support continued partial operation of the device, even when the supply voltage is beyond the specified normal operating limits. This prevents the device from being Reset during Brown-out events.

(ii) A programmed state of GPIOs may be maintained even when a supply voltage applied to an MCU core has reached a sufficiently low level that a proper operation of the core is no longer guaranteed.

(iii) The MCU in accordance with embodiments of the invention may reduce a complexity of the power supply routing on the printed circuit board (PCB), particularly for special applications that need to deal with power drooping during engine cranking, through the removal for the need of power supervision circuitry.
(iv) The MCU in accordance with embodiments of the invention may protect against excessively low supply levels, by using multiple internal voltage levels that are all generated on-chip from a single input supply level.

(v) All internal supplies are protected in operational modes against low voltage by the assertion of a Reset. For the main externally supplied voltage, some of these protection circuits may be configurable.

(vi) Higher levels of protection may be supported through the individual configurability of the low voltage detection circuits, if needed.

(vii) A high level interrupt offers an early warning before the supply goes out of the operating limits and allows error prone processing to be halted to before the generation of any faults. This may include functions such as Flash write operations and Analogue to Digital Conversions (ADC).

(viii) Embodiments of the invention allow any value to be driven on a pin through a brown-out event and thereby allowing a continued operation of externally controlled hardware.

In particular, it is envisaged that the aforementioned inventive concept can be applied by a semiconductor manufacturer to any microcontroller unit, for example those of the Freescale™ MCU family. It is further envisaged that, for example, a semiconductor manufacturer may employ the inventive concept in a design of a stand-alone device, or application-specific integrated circuit (ASIC) and/or any other sub-system element.

It will be appreciated that any suitable distribution of functionality between different functional units or MCU logic elements, may be used without detracting from the inventive concept herein described. Hence, references to specific functional devices or elements are only to be seen as references to suitable means for providing the described functionality, rather than indicative of a strict logical or physical structure or organization.

Aspects of the invention may be implemented in any suitable form including hardware, software, firmware or any combination of these. The elements and components of an embodiment of the invention may be physically, functionally and logically implemented in any suitable way. Indeed, the functionality may be implemented in a single unit or IC, in a plurality of units or ICs or as part of other functional units.

Although the invention has been described in connection with some embodiments, it is not intended to be limited to the specific form set forth herein. Rather, the scope of the invention is limited only by the accompanying claims. Additionally, although a feature may appear to be described in connection with particular embodiments, one skilled in the art would recognize that various features of the described embodiments may be combined in accordance with the invention. In the claims, the term 'comprising' does not exclude the presence of other elements or steps.
Furthermore, although individual features may be included in different claims, these may possibly be advantageously combined, and the inclusion in different claims does not imply that a combination of features is not feasible and/or advantageous. Also, the inclusion of a feature in one category of claims does not imply a limitation to this category, but rather indicates that the feature is equally applicable to other claim categories, as appropriate.

Furthermore, the order of features in the claims does not imply any specific order in which the features must be performed and in particular the order of individual steps in a method claim does not imply that the steps must be performed in this order. Rather, the steps may be performed in any suitable order. In addition, singular references do not exclude a plurality. Thus, references to ‘a’, ‘an’, ‘first’, ‘second’, etc. do not preclude a plurality.

Thus, an improved microcontroller unit and method of operation therefor have been described, wherein the aforementioned disadvantages with prior art arrangements have been substantially alleviated.
Claims (PCT)

1. A microcontroller unit (200) comprises a reset controller (220) operably coupled to
a plurality of logic elements (205, 210, 215, 220) of the microcontroller unit (200), wherein the
microcontroller unit (100) is characterised in that low voltage detection logic (260) is operably
coupled to the reset controller (220) and arranged to provide a plurality of low voltage interrupt
signals to a number of respective logic elements (205, 210, 215, 220) of the microcontroller
unit (200) via the reset controller (220).

2. The microcontroller unit (200) of Claim 1 wherein the low voltage detection logic
(260) is arranged to provide a plurality of independent low voltage interrupt signals to a
plurality of respective logic elements (205, 210, 215, 220) of the microcontroller unit (200).

3. The microcontroller unit (200) of Claim 1 or Claim 2 wherein the low voltage
detection logic (260) is operably coupled to the reset controller (220) and arranged to provide
a plurality of programmable low voltage interrupt signals to a plurality of respective logic
elements (205, 210, 215, 220) of the microcontroller unit (200) via the reset controller (220).

4. The microcontroller unit (200) of any preceding Claim wherein the low voltage
detection logic (260) provides at least one dedicated low voltage interrupt signal for general
purpose input-output ports of the microcontroller unit (200).

5. The microcontroller unit (200) of any preceding Claim further characterised in that
the plurality of logic elements (205, 210, 215, 220, 225) of the microcontroller unit (200)
comprise one or more of the following: a data memory element (205), an executable memory
(210), a central processing unit (215), the reset controller (220), an analogue-to-digital
converter (225).

6. The microcontroller unit (200) of any preceding Claim further characterised in that
the low voltage detection logic (260) provides a dedicated low voltage interrupt signal to
independently enable operation of one or more of the plurality of logic elements (205, 210,
215, 220, 225) of the microcontroller unit (200) based on a supply voltage level provided to
the microcontroller unit (200).

7. The microcontroller unit (200) of any preceding Claim further characterised in that
the plurality of independent low voltage interrupt signals comprise at least one of: a warning
that a voltage supply to the microcontroller unit (200) is to traverse out of specification; a
notification that a voltage supply to the microcontroller unit (200) has traversed out of
specification; a reset initiating signal.
8. The microcontroller unit (200) of any preceding Claim further characterised in that
the low voltage detection logic is operably coupled to at least one register employing register
locking, where upon applying a low voltage interrupt signal to the register the register may
only be accessed once prior to reset.

9. The microcontroller unit (200) of any preceding Claim further characterised in that
the microcontroller unit (200) comprises a part of a system-on-chip integrated circuit.

10. An integrated circuit comprising the microcontroller unit (200) of any preceding
Claim.

11. A method (400) of operating a microcontroller unit (200) comprising a reset
controller (220) operably coupled to a plurality of logic elements (205, 210, 215, 220) of the
microcontroller unit (200), wherein the method is characterised by:

providing a plurality of low voltage interrupt signals to a number of respective logic
elements (205, 210, 215, 220) of the microcontroller unit (200) via the reset controller (220).

12. The method (400) of operating a microcontroller unit (200) of Claim 11, wherein
the method is characterised by:

providing a plurality of independent low voltage interrupt signals to a plurality of
respective logic elements (205, 210, 215, 220) of the microcontroller unit (200).

13. The method (400) of operating a microcontroller unit (200) of Claim 11 or Claim
12 further characterised by providing a plurality of programmable low voltage interrupt signals
to a plurality of respective logic elements (205, 210, 215, 220) of the microcontroller unit (200)
via the reset controller (220).

14. The method (400) of operating a microcontroller unit (200) of any of preceding
Claims 11 to 13 further characterised by:

providing at least one dedicated low voltage interrupt signal for general purpose
input-output ports of the microcontroller unit (200).

15. The method (400) of operating a microcontroller unit (200) of any of preceding
Claims 11 to 14 further characterised in that the plurality of logic elements of the
microcontroller unit (200) comprise one or more of the following: a data memory element
(205), an executable memory (210), a central processing unit (215), the reset controller (220),
an analogue-to-digital converter (225).

16. The method (400) of operating a microcontroller unit (200) of any of preceding
Claims 11 to 15 further characterised by:
providing a dedicated low voltage interrupt signal to independently enable operation of one or more of the logic elements (205, 210, 215, 220, 225) of the microcontroller unit (200) based on a supply voltage level provided to the microcontroller unit (200).

17. The method (400) of operating a microcontroller unit (200) of any of preceding Claims 11 to 16 further characterised in that providing the plurality of independent low voltage interrupt signals comprises at least one of: providing a warning that a voltage supply to the microcontroller unit (200) is to traverse out of specification; providing a notification that a voltage supply to the microcontroller unit (200) has traversed out of specification; providing a reset initiating signal.

18. The method (400) of operating a microcontroller unit (200) of any of preceding Claims 11 to 17 further characterised by providing a low voltage interrupt signal to at least one register of the microcontroller unit (200) employing register locking such that the register may subsequently only be accessed once prior to reset.

19. The method (400) of operating a microcontroller unit (200) of any of preceding Claims 11 to 18 further characterised the microcontroller unit (200) comprises a part of a system-on-chip integrated circuit.
AMENDED CLAIMS
received by the International Bureau on 03 July 2008 (03.07.08)

1. A microcontroller unit (200) comprises a reset controller (220) operably coupled to a plurality of logic elements (205, 210, 215, 220) of the microcontroller unit (200), wherein the microcontroller unit (100) is characterised in that low voltage detection logic (260) is operably coupled to the reset controller (220) and arranged to provide a plurality of low voltage interrupt signals to a number of respective logic elements (205, 210, 215, 220) of the microcontroller unit (200) via the reset controller (220) wherein the plurality of independent low voltage interrupt signals comprise at least two of: a warning that a voltage supply to the microcontroller unit (200) is to traverse out of specification; a notification that a voltage supply to the microcontroller unit (200) has traversed out of specification; a reset initiating signal.

2. The microcontroller unit (200) of Claim 1 wherein the low voltage detection logic (260) is arranged to provide a plurality of independent low voltage interrupt signals to a plurality of respective logic elements (205, 210, 215, 220) of the microcontroller unit (200).

3. The microcontroller unit (200) of Claim 1 or Claim 2 wherein the low voltage detection logic (260) is operably coupled to the reset controller (220) and arranged to provide a plurality of programmable low voltage interrupt signals to a plurality of respective logic elements (205, 210, 215, 220) of the microcontroller unit (200) via the reset controller (220).

4. The microcontroller unit (200) of any preceding Claim wherein the low voltage detection logic (260) provides at least one dedicated low voltage interrupt signal for general purpose input-output ports of the microcontroller unit (200).

5. The microcontroller unit (200) of any preceding Claim further characterised in that the plurality of logic elements (205, 210, 215, 220, 225) of the microcontroller unit (200) comprise one or more of the following: a data memory element (205), an executable memory (210), a central processing unit (215), the reset controller (220), an analogue-to-digital converter (225).

6. The microcontroller unit (200) of any preceding Claim further characterised in that the low voltage detection logic (260) provides a dedicated low voltage interrupt signal to independently enable operation of one or more of the plurality of logic elements (205, 210, 215, 220, 225) of the microcontroller unit (200) based on a supply voltage level provided to the microcontroller unit (200).

7. The microcontroller unit (200) of any preceding Claim further characterised in that the low voltage detection logic is operably coupled to at least one register employing register
locking, where upon applying a low voltage interrupt signal to the register the register may only be accessed once prior to reset.

8. The microcontroller unit (200) of any preceding Claim further characterised in that the microcontroller unit (200) comprises a part of a system-on-chip integrated circuit.

9. An integrated circuit comprising the microcontroller unit (200) of any preceding Claim.

10. A method (400) of operating a microcontroller unit (200) comprising a reset controller (220) operably coupled to a plurality of logic elements (205, 210, 215, 220) of the microcontroller unit (200), wherein the method is characterised by:

   providing a plurality of low voltage interrupt signals to a number of respective logic elements (205, 210, 215, 220) of the microcontroller unit (200) via the reset controller (220)

   wherein the plurality of independent low voltage interrupt signals comprise at least two of:

   a warning that a voltage supply to the microcontroller unit (200) is to traverse out of specification;

   a notification that a voltage supply to the microcontroller unit (200) has traversed out of specification;

   a reset initiating signal..

11. The method (400) of operating a microcontroller unit (200) of Claim 10, wherein the method is characterised by:

   providing a plurality of independent low voltage interrupt signals to a plurality of respective logic elements (205, 210, 215, 220) of the microcontroller unit (200).

12. The method (400) of operating a microcontroller unit (200) of Claim 10 or Claim 11 further characterised by providing a plurality of programmable low voltage interrupt signals to a plurality of respective logic elements (205, 210, 215, 220) of the microcontroller unit (200) via the reset controller (220).

13. The method (400) of operating a microcontroller unit (200) of any of preceding Claims 10 to 12 further characterised by:

   providing at least one dedicated low voltage interrupt signal for general purpose input-output ports of the microcontroller unit (200).

14. The method (400) of operating a microcontroller unit (200) of any of preceding Claims 10 to 13 further characterised in that the plurality of logic elements of the microcontroller unit (200) comprise one or more of the following: a data memory element
(205), an executable memory (210), a central processing unit (215), the reset controller (220), an analogue-to-digital converter (225).

15. The method (400) of operating a microcontroller unit (200) of any of preceding Claims 10 to 14 further characterised by:

providing a dedicated low voltage interrupt signal to independently enable operation of one or more of the logic elements (205, 210, 215, 220, 225) of the microcontroller unit (200) based on a supply voltage level provided to the microcontroller unit (200).

16. The method (400) of operating a microcontroller unit (200) of any of preceding Claims 10 to 15 further characterised by providing a low voltage interrupt signal to at least one register of the microcontroller unit (200) employing register locking such that the register may subsequently only be accessed once prior to reset.

17. The method (400) of operating a microcontroller unit (200) of any of preceding Claims 10 to 16 further characterised the microcontroller unit (200) comprises a part of a system-on-chip integrated circuit.
**A. CLASSIFICATION OF SUBJECT MATTER**

**INV. G06F11/00**

According to International Patent Classification (IPC) or to both national classification and IPC.

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic database consulted during the international search (name of database and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>column 4, line 59 - line 68</td>
<td></td>
</tr>
<tr>
<td></td>
<td>column 5, line 11 - line 54</td>
<td></td>
</tr>
<tr>
<td></td>
<td>column 6, line 4 - line 10</td>
<td></td>
</tr>
<tr>
<td></td>
<td>column 6, line 45 - line 64</td>
<td></td>
</tr>
<tr>
<td></td>
<td>column 8, line 62 - column 10, line 7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>column 11, line 3 - column 12, line 20</td>
<td></td>
</tr>
<tr>
<td></td>
<td>column 14, line 27 - line 50; figures 1,2,6a,b</td>
<td></td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C

See patent family annex

* Special categories of cited documents

1A" document defining the general state of the art which is not considered to be of particular relevance

1E" earlier document but published on or after the international filing date

1L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

1O" document referring to an oral disclosure, use, exhibition or other means

1P1" document published prior to the international filing date but later than the priority date claimed

"1T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"1XI" document of particular relevance, the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"1Y" document of particular relevance, the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"1*" document member of the same patent family

Date of the actual completion of the international search

8 January 2008

Date of mailing of the international search report

15/01/2008

Name and mailing address of the ISA

European Patent Office, P B 5818 Patentlaan 2
NL-2280 HV RUISWIJK
Tel (+31-70) -402040, Tx 31 651 epc nl,
Fax (+31-70) 340-3016

Authorized officer

Gorzewski, Michael
<table>
<thead>
<tr>
<th>Category*</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>EP 0 565 914 A (IBM [US] INTERNAT BUSINESS MACHINES BR [US])</td>
<td>1-19</td>
</tr>
<tr>
<td></td>
<td>20 October 1993 (1993-10-20) column 8, line 14 - line 55 column 10, line 25 - line 36 column 12, line 3 - column 13., line 7 column 14, line 40 - line 54 column 15, line 23 - line 56 column 21, line 12 - column 22., line 5 column 28, line 2 - line 54 column 29, line 46 - column 30., line 5; figures 2,5,6,9,13</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>US 5 935 259 A (ANDERSON ERIC C [US])</td>
<td>1,5,11, 15</td>
</tr>
<tr>
<td></td>
<td>10 August 1999 (1999-08-10) column 2, line 3 - line 23 column 4, line 62 - column 5, line 14 column 6, line 44 - line 54 column 7, line 41 - line 58; figures 3,6,7</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>EP 0 834 796 A (SAMSUNG ELECTRONICS CO LTD [KR])</td>
<td>1,5,11, 15</td>
</tr>
<tr>
<td></td>
<td>8 April 1998 (1998-04-08) page 3, line 10 - line 24 page 4, line 5 - line 14 page 4, line 49 - line 56 page 5, line 24 - line 28; figures 2,4-6</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>US 6 144 569 A (RODRIGUEZ DAVID [US] ET Al)</td>
<td>1,5,11, 15</td>
</tr>
<tr>
<td></td>
<td>7 November 2000 (2000-11-07) column 3, line 4 - line 31 page 3, line 50 - line 61 column 4, line 9 - line 35 column 5, line 6 - line 10 column 6, line 18 - line 56 column 7, line 58 - line 66; figures 1,2,4</td>
<td></td>
</tr>
<tr>
<td>Patent document cited in search report</td>
<td>Publication date</td>
<td>Patent family member(s)</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>-----------------</td>
<td>-------------------------</td>
</tr>
<tr>
<td>US 5237699 A</td>
<td>17-08-1993</td>
<td>NONE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CA 2087767 A1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 69331204 D1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 69331204 T2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>OP 6083491 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5511205 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5423045 A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 69728487 T2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 3686232 B2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 460790 B</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 5978921 A</td>
</tr>
<tr>
<td>US 6144569 A</td>
<td>07-11-2000</td>
<td>NONE</td>
</tr>
</tbody>
</table>