

(12) **United States Patent**
Kudekar et al.

(10) **Patent No.:** **US 11,942,964 B2**
(45) **Date of Patent:** ***Mar. 26, 2024**

(54) **METHODS AND APPARATUS FOR COMPACTLY DESCRIBING LIFTED LOW-DENSITY PARITY-CHECK (LDPC) CODES**

(58) **Field of Classification Search**
CPC H03M 13/1148; H03M 13/616; H03M 13/6393; H03M 13/116
See application file for complete search history.

(71) Applicant: **QUALCOMM Incorporated**, San Diego, CA (US)

(56) **References Cited**
U.S. PATENT DOCUMENTS

(72) Inventors: **Shrinivas Kudekar**, Roswell, GA (US); **Thomas Joseph Richardson**, South Orange, NJ (US)

5,583,500 A 12/1996 Allen et al.
5,844,918 A 12/1998 Kato
(Continued)

(73) Assignee: **QUALCOMM Incorporated**, San Diego, CA (US)

FOREIGN PATENT DOCUMENTS

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

CN 1399829 A 2/2003
CN 1780199 A 5/2006
(Continued)

This patent is subject to a terminal disclaimer.

OTHER PUBLICATIONS

(21) Appl. No.: **17/649,300**

Keeth, J., (Nokia): 3GPP TSG-RAN WG1 Email (Subject: “[89-24] LDPC Code Base Graph # 1 for NR”, Date: Tue, May 23, 2017 09:33:58 +0000), May 23, 2017, 1 Page, Retrieved from the Internet: URL: https://list.etsi.org/scripts/wa.exe?A2=ind1705D&L=3GPP_TSG_RAN_WG1&P=R18940&u=75177.

(22) Filed: **Jan. 28, 2022**

(Continued)

(65) **Prior Publication Data**

Primary Examiner — Joseph D Torres
(74) *Attorney, Agent, or Firm* — QUALCOMM IP DEPT.; James Hunt Yancey, Jr.

US 2022/0224356 A1 Jul. 14, 2022

Related U.S. Application Data


(57) **ABSTRACT**

(63) Continuation of application No. 16/655,850, filed on Oct. 17, 2019, now Pat. No. 11,239,860, which is a (Continued)

Certain aspects of the present disclosure generally relate to techniques for compactly describing lifted low-density parity-check (LDPC) codes. A method by a transmitting device generally includes selecting a first lifting size value and a first set of lifting values; generating a first lifted LDPC code by applying the first set of lifting values to interconnect edges in copies of a parity check matrix (PCM) having a first number of variable nodes and a second number of check nodes; determining a second set of lifting values for generating a second lifted LDPC code for a second lifting size value based on the first lifted PCM and the first set of lifting values; encoding a set of information bits based the first (Continued)

(51) **Int. Cl.**
H03M 13/11 (2006.01)
H03M 13/00 (2006.01)
(Continued)

(52) **U.S. Cl.**
CPC **H03M 13/1148** (2013.01); **H03M 13/116** (2013.01); **H03M 13/616** (2013.01);
(Continued)



lifted LDPC code or the second lifted LDPC code to produce a code word; and transmitting the code word.

31 Claims, 12 Drawing Sheets

Related U.S. Application Data

continuation of application No. 15/622,019, filed on Jun. 13, 2017, now Pat. No. 10,469,104.

(60) Provisional application No. 62/374,514, filed on Aug. 12, 2016, provisional application No. 62/349,784, filed on Jun. 14, 2016.

(51) Int. Cl.

H03M 13/03 (2006.01)

H04L 1/00 (2006.01)

H04L 1/1812 (2023.01)

(52) U.S. Cl.

CPC *H03M 13/6393* (2013.01); *H03M 13/036* (2013.01); *H03M 13/6306* (2013.01); *H03M 13/6505* (2013.01); *H03M 13/6516* (2013.01); *H04L 1/0041* (2013.01); *H04L 1/0056* (2013.01); *H04L 1/0058* (2013.01); *H04L 1/0067* (2013.01); *H04L 1/1812* (2013.01); *H04L 1/1819* (2013.01)

(56)

References Cited

U.S. PATENT DOCUMENTS

6,438,724 B1	8/2002	Cox et al.	8,650,457 B1	2/2014	Yeo
6,633,865 B1	10/2003	Liao	8,687,751 B1	4/2014	Lee et al.
6,674,768 B1	1/2004	Okamura	8,751,902 B2	6/2014	Jin et al.
6,854,082 B1	2/2005	Rhee	8,892,979 B2	11/2014	Richardson et al.
6,931,581 B1	8/2005	Cassiday et al.	9,214,960 B2	12/2015	Jeong et al.
6,961,388 B2	11/2005	Ling et al.	9,306,601 B2	4/2016	Richardson
6,961,888 B2	11/2005	Jin et al.	9,325,347 B1	4/2016	Graumann et al.
7,133,853 B2	11/2006	Richardson et al.	9,362,956 B2	6/2016	Mahdaviifar et al.
7,222,284 B2	5/2007	Stolpman	9,479,375 B1	10/2016	Ankarali et al.
7,231,557 B2	6/2007	Jin et al.	9,602,133 B1	3/2017	Graumann et al.
7,237,171 B2	6/2007	Richardson	9,667,381 B2	5/2017	Jeong et al.
7,237,181 B2	6/2007	Richardson	9,692,451 B2	6/2017	Vasista Srinivasan Ranganathan et al.
7,493,551 B2	2/2009	Berens et al.	9,742,439 B1	8/2017	Graumann
7,526,717 B2	4/2009	Kyung et al.	9,774,893 B2	9/2017	Moon et al.
7,552,097 B2	6/2009	Richardson et al.	9,917,675 B2	3/2018	Kudekar et al.
7,571,372 B1	8/2009	Burd et al.	10,051,333 B2	8/2018	Moon et al.
7,581,159 B2	8/2009	Hocevar	10,075,266 B2	9/2018	Luo et al.
7,627,801 B2	12/2009	Jin et al.	10,177,787 B1	1/2019	Danjean et al.
7,685,495 B2	3/2010	Bhushan	10,291,354 B2	5/2019	Richardson et al.
7,747,934 B2	6/2010	Livshitz	10,291,359 B2	5/2019	Xu et al.
7,793,194 B2	9/2010	Seo et al.	10,312,939 B2	6/2019	Richardson et al.
7,840,880 B1	11/2010	Bain	10,313,057 B2	6/2019	Lin et al.
7,979,784 B2	7/2011	Shao et al.	10,340,949 B2	7/2019	Soriaga et al.
7,986,622 B2	7/2011	Frazier et al.	10,348,451 B2	7/2019	Kudekar et al.
8,006,162 B2	8/2011	Choi et al.	10,355,822 B2	7/2019	Patel et al.
8,117,516 B2	2/2012	Kim et al.	10,454,499 B2	10/2019	Richardson et al.
8,132,072 B2	3/2012	El-Khamy et al.	10,469,104 B2	11/2019	Kudekar et al.
8,151,157 B2	4/2012	Lee et al.	10,560,118 B2	2/2020	Soriaga et al.
8,261,155 B2	9/2012	Richardson et al.	10,644,836 B2	5/2020	Kudekar et al.
8,271,846 B2	9/2012	Myung et al.	10,659,079 B2	5/2020	Hsu et al.
8,356,227 B2	1/2013	Chung et al.	10,735,134 B2	8/2020	Soriaga et al.
8,392,789 B2	3/2013	Biscondi et al.	10,735,138 B2	8/2020	Kalachev et al.
8,418,015 B2	4/2013	Cao et al.	10,784,901 B2	9/2020	Kudekar et al.
8,453,030 B2	5/2013	Richardson et al.	11,025,276 B2	6/2021	Richardson et al.
8,473,821 B2	6/2013	Taghavi et al.	11,031,953 B2	6/2021	Richardson et al.
8,484,545 B2	7/2013	McLaughlin et al.	11,032,026 B2	6/2021	Richardson et al.
8,495,450 B2	7/2013	Abu-Surra et al.	11,043,966 B2	6/2021	Richardson et al.
8,495,459 B2	7/2013	Myung et al.	11,239,860 B2	2/2022	Kudekar et al.
8,516,334 B2	8/2013	Xu et al.	11,277,151 B2	3/2022	Soriaga et al.
8,601,345 B1	12/2013	Huang	2002/0147954 A1	10/2002	Shea
8,601,352 B1	12/2013	Anholt et al.	2003/0033575 A1	2/2003	Richardson et al.
			2003/0053435 A1	3/2003	Sindhushayana et al.
			2003/0123409 A1	7/2003	Kwak et al.
			2003/0172342 A1	9/2003	Elzur
			2004/0098659 A1	5/2004	Bjerke et al.
			2004/0187129 A1	9/2004	Richardson
			2004/0262376 A1	12/2004	Mezard et al.
			2005/0050435 A1	3/2005	Kyung et al.
			2005/0078765 A1	4/2005	Jeong et al.
			2005/0149842 A1	7/2005	Kyung et al.
			2005/0246617 A1	11/2005	Kyung et al.
			2005/0283707 A1	12/2005	Sharon et al.
			2005/0283708 A1	12/2005	Kyung et al.
			2006/0020868 A1	1/2006	Richardson et al.
			2006/0020872 A1	1/2006	Richardson et al.
			2006/0026486 A1	2/2006	Richardson et al.
			2006/0036925 A1	2/2006	Kyung et al.
			2006/0156199 A1	7/2006	Palanki et al.
			2006/0184855 A1	8/2006	Wang et al.
			2006/0274687 A1	12/2006	Kim
			2006/0294445 A1	12/2006	Divsalar et al.
			2007/0011568 A1	1/2007	Hocevar
			2007/0022362 A1	1/2007	Yue et al.
			2007/0089025 A1	4/2007	Hong et al.
			2007/0101243 A1	5/2007	Kim et al.
			2007/0113147 A1	5/2007	Hong et al.
			2007/0113148 A1	5/2007	Hong et al.
			2007/0136636 A1	6/2007	Tsai et al.
			2008/0059862 A1	3/2008	Kyung et al.
			2008/0062975 A1	3/2008	Mes et al.
			2008/0126916 A1	5/2008	Chung et al.
			2008/0178065 A1*	7/2008	Khandekar H03M 13/1137 714/E11.002
			2008/0204286 A1	8/2008	Kose
			2008/0207120 A1	8/2008	Kurina et al.
			2008/0298334 A1	12/2008	Arviv et al.
			2008/0317152 A1	12/2008	Sun et al.
			2008/0320353 A1	12/2008	Blankenship et al.

(56)

References Cited

U.S. PATENT DOCUMENTS

2009/0077456	A1	3/2009	Pi et al.		2016/0337083	A1	11/2016	Englert et al.
2009/0113256	A1	4/2009	Radosavljevic et al.		2016/0380763	A1	12/2016	Ahn et al.
2009/0113276	A1	4/2009	Radosavljevic et al.		2017/0031599	A1	2/2017	Bowman et al.
2009/0125735	A1	5/2009	Zimmerman		2017/0047947	A1	2/2017	Hong et al.
2009/0158129	A1	6/2009	Myung et al.		2017/0063493	A1	3/2017	Mundhada et al.
2009/0204868	A1*	8/2009	Park	H04L 1/1819 714/752	2017/0075754	A1	3/2017	Wang
2009/0217129	A1	8/2009	Myung et al.		2017/0187489	A1	6/2017	Myung et al.
2009/0259915	A1	10/2009	Livshitz et al.		2017/0222663	A1	8/2017	Parthasarathy et al.
2009/0300461	A1	12/2009	Shor et al.		2017/0230149	A1	8/2017	Wang et al.
2010/0077275	A1	3/2010	Yu et al.		2017/0353267	A1	12/2017	Kudekar et al.
2010/0107033	A1	4/2010	Kuri et al.		2018/0007712	A1	1/2018	Lou et al.
2010/0153819	A1	6/2010	Ueng et al.		2018/0152205	A1	5/2018	Kim et al.
2010/0185926	A1	7/2010	Lawson et al.		2018/0226992	A1	8/2018	Pantelev et al.
2010/0199153	A1	8/2010	Okamura et al.		2018/0367245	A1	12/2018	Soriaga et al.
2010/0211844	A1	8/2010	Yuda et al.		2018/0367253	A1	12/2018	Nammi et al.
2010/0257425	A1*	10/2010	Yue	H03M 13/033 714/752	2019/0068318	A1	2/2019	Marinier et al.
2010/0275089	A1	10/2010	Mow et al.		2019/0260507	A1	8/2019	Lin et al.
2010/0287438	A1	11/2010	Lakkis		2019/0394000	A1	12/2019	Kim et al.
2010/0325511	A1	12/2010	Oh et al.		2020/0028523	A1	1/2020	Li et al.
2011/0047433	A1*	2/2011	Abu-Surra	H03M 13/033 714/752	2020/0044665	A1	2/2020	Zheng et al.
2011/0066916	A1*	3/2011	Abu-Surra	H03M 13/118 714/752	2020/0059317	A1	2/2020	Patel et al.
2011/0096862	A1	4/2011	Kuri et al.		2020/0067641	A1	2/2020	Ma et al.
2011/0126072	A1	5/2011	Yoshimoto et al.		2020/0162109	A1	5/2020	Zhang et al.
2011/0161772	A1	6/2011	Yoshii et al.		2020/0235759	A1	7/2020	Ye et al.
2011/0202820	A1	8/2011	Eroz et al.		2020/0235854	A1	7/2020	Xu et al.
2012/0084625	A1	4/2012	Pisek et al.		2020/0322085	A1	10/2020	Kudekar et al.
2012/0166914	A1*	6/2012	Khandekar	H03M 13/1188 714/776	2020/0404069	A1	12/2020	Li et al.
2012/0166917	A1	6/2012	El-Khamy et al.		2020/0412387	A1	12/2020	Kudekar
2012/0240001	A1	9/2012	Abu-Surra et al.		2021/0058192	A1	2/2021	Richardson
2012/0317461	A1	12/2012	Hwang et al.		2021/0281359	A1	9/2021	Xu
2013/0031438	A1	1/2013	Hu et al.		2023/0275599	A1	8/2023	Richardson et al.
2013/0051556	A1	2/2013	Myung et al.		2023/0327683	A1	10/2023	Kudekar et al.
2013/0086445	A1	4/2013	Yedidia et al.					
2013/0117344	A1	5/2013	Gross et al.					
2013/0272378	A1	10/2013	Sole Rojals et al.					
2014/0003533	A1	1/2014	He et al.					
2014/0019820	A1	1/2014	Vardy et al.					
2014/0040214	A1	2/2014	Ma					
2014/0068375	A1	3/2014	Eroz et al.					
2014/0101116	A1	4/2014	Alnafoosi et al.					
2014/0173376	A1	6/2014	Jeong et al.					
2014/0201592	A1	7/2014	Shen et al.					
2014/0223254	A1	8/2014	Pisek					
2014/0229788	A1	8/2014	Richardson					
2014/0304574	A1	10/2014	Seo et al.					
2014/0365842	A1	12/2014	Li et al.					
2014/0365844	A1	12/2014	Kliger et al.					
2014/0365845	A1	12/2014	Pantelias et al.					
2015/0120798	A1	4/2015	Jeong et al.					
2015/0178149	A1	6/2015	Cai et al.					
2015/0188666	A1	7/2015	Mahdavifar et al.					
2015/0229337	A1	8/2015	Alhussien et al.					
2015/0249473	A1	9/2015	Li et al.					
2015/0293716	A1	10/2015	Jiang et al.					
2015/0334700	A1	11/2015	Tsai					
2015/0381208	A1	12/2015	Li et al.					
2016/0012465	A1	1/2016	Sharp					
2016/0013810	A1	1/2016	Gross et al.					
2016/0013931	A1	1/2016	Pisek et al.					
2016/0020783	A1	1/2016	Yang et al.					
2016/0043745	A1	2/2016	Vojcic et al.					
2016/0087648	A1	3/2016	Korb et al.					
2016/0164537	A1	6/2016	Pisek et al.					
2016/0164629	A1	6/2016	Ahn et al.					
2016/0173132	A1	6/2016	Cho					
2016/0183187	A1	6/2016	Park					
2016/0197701	A1	7/2016	Kim					
2016/0218750	A1	7/2016	Ma					
2016/0309482	A1	10/2016	Verma et al.					

FOREIGN PATENT DOCUMENTS

CN	1868145	A	11/2006
CN	1953335	A	4/2007
CN	1960188	A	5/2007
CN	101019328	A	8/2007
CN	101047387	A	10/2007
CN	101076946	A	11/2007
CN	101141133	A	3/2008
CN	101188428	A	5/2008
CN	101217337	A	7/2008
CN	101645763	A	2/2010
CN	101682381	A	3/2010
CN	101826878	A	9/2010
CN	102017426	A	4/2011
CN	102340378	A	2/2012
CN	102437858	A	5/2012
CN	102474386	A	5/2012
CN	102571105	A	7/2012
CN	102651652	A	8/2012
CN	102783206	A	11/2012
CN	103152056	A	6/2013
CN	103188044	A	7/2013
CN	103281166	A	9/2013
CN	103441816	A	12/2013
CN	103636130	A	3/2014
CN	103716130	A	4/2014
CN	103746708	A	4/2014
CN	103780329	A	5/2014
CN	103905152	A	7/2014
CN	104202126	A	12/2014
CN	105227189	A	1/2016
CN	105284053	A	1/2016
CN	105306165	A	2/2016
CN	105337696	A	2/2016
CN	106341138	A	1/2017
EP	1601109	A2	11/2005
EP	1724932	A1	11/2006
EP	2091171	A2	8/2009
EP	2096760	A1	9/2009
EP	2518923	A1	10/2012
EP	2899912	A1	7/2015
EP	3046259	A1	7/2016
EP	3264611	A1	1/2018
JP	H07288479	A	10/1995
JP	2007507156	A	3/2007

(56)

References Cited

FOREIGN PATENT DOCUMENTS

JP	2009081577	A	4/2009
JP	2010537460	A	12/2010
JP	2011512106	A	4/2011
JP	2011514049	A	4/2011
JP	2016518035	A	6/2016
KR	100833515	B1	5/2008
KR	20090092197	A	8/2009
KR	20090130176	A	12/2009
KR	101157246	B1	6/2012
KR	20150034561	A	4/2015
KR	101524869	B1	6/2015
KR	101598754	B1	3/2016
KR	20170053589	A	5/2017
RU	2520405	C2	6/2014
RU	2520406	C2	6/2014
SG	11201905916	S	8/2019
TW	427076	B	3/2001
TW	1272777	B	2/2007
TW	200711359	A	3/2007
WO	2002062002	A1	8/2002
WO	2006124428	A2	11/2006
WO	2008052202	A1	5/2008
WO	2008092040	A2	7/2008
WO	2008112625	A1	9/2008
WO	2009005264	A1	1/2009
WO	2009011134	A1	1/2009
WO	2009107990	A2	9/2009
WO	2012064869	A1	5/2012
WO	2014117836	A1	8/2014
WO	2014127129	A1	8/2014
WO	2014127140	A1	8/2014
WO	2015054268	A1	4/2015
WO	2015139297	A1	9/2015
WO	2017091244	A1	6/2017
WO	2017092693	A1	6/2017
WO	2017197267	A1	11/2017
WO	2017209837	A1	12/2017
WO	2017218665	A1	12/2017
WO	2018029633	A1	2/2018
WO	2018030927	A1	2/2018
WO	2018050062	A1	3/2018
WO	2018128560	A1	7/2018
WO	2018144251	A1	8/2018
WO	2018144560	A1	8/2018
WO	2019018120	A1	1/2019

OTHER PUBLICATIONS

Keeth, J., (Nokia): 3GPP TSG-RAN WG1 Email (Subject: "Re: [89-24] LDPC Code Base Graph # 1 for NR", Date: Wed, Jun. 7, 2017 18:17:47 +0000), and The Attachment "Way forward on LDPC designs_clean.docx", Jun. 7, 2017, 58 Pages, Retrieved from the Internet: URL: https://list.etsi.org/scripts/wa.exe?A2=ind1706A&L=3GPP_TSG_RAN_WG1&P=R3822731.

Mediatek Inc: "A Multi-Codebook Embedded Compact QC-LDPC Design" [online], 3GPP Draft, 3GPP TSG-RAN WG1 NR, Spokane, USA, Apr. 3- 7, 2017, R1-1704457, pp. 1-11, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_88b/Docs/R1-1704457.zip.

Nokia, et al., "WF on Candidate LDPC Base Matrices" [online], 3GPP Draft, 3GPP TSG RAN WG1 Meeting #89, R1-1709751, Hangzhou, China, May 15-19, 2017, 34 Pages, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_89/Docs/R1-1709751.zip.

Qualcomm Incorporated: "LDPC Rate Compatible Design" [online], 3GPP Draft, 3GPP TSG-RAN WG1 #89ah, R1-1711213, Qingdao, China, Jun. 27-30, 2017, pp. 1-11, Retrieved from the Internet URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_AH/NR_AH_1706/Docs/R1-1711213.zip.

"3rd Generation Partnership Project; Technical Specification Group Radio Access Network; NR; Multiplexing and Channel Coding (Release 15)", 3GPP TS 38.212, V15.3.0 (Sep. 2018), pp. 1-95.

Abbasfar A., et al., "Accumulate Repeat Accumulate Codes", Dec. 2, 2003, XP002585965, Retrieved from the Internet: URL: <http://trs-new.jpl.nasa.gov/dspace/bitstream/2014/8047/1/03-3469.pdf> [retrieved on Jun. 4, 2010], 6 pages.

Alcatel-Lucent et al., "LDPC Coding Proposal for LBC", 3GPP2 Draft; C30-20070226-002_C30-20070212-034R1_AHLQRZ_LDPC_PROPOSAL_FOR_LBC, Mar. 27, 2007, XP062206073, Retrieved from the Internet: URL:http://ftp.3gpp2.org/TSGC/Working/2007/2007-03-Atlanta/TSG-C-2007-03-Atlanta/WG3/LDPC_Ad_Hoc_Call,2007.02.26/ pp. 1-27.

Alcatel-Lucent et al., "LDPC Coding Proposal for LBC", 3GPP2-Drafts, 2500 Wilson Boulevard, Suite 300, Arlington, Virginia 22201, USA, Mar. 15, 2007 (Mar. 15, 2007), XP040477608, 32 Pages, p. 1-p. 13, pp. 10-12.

Arikan E., "A Survey of Reed-Muller Codes From Polar Coding Perspective", Information Theory Workshop (ITW), Piscataway, NJ, USA, Jan. 6, 2010, pp. 1-5, XP031703947, ISBN: 978-1-4244-6372-5.

Arikan E., "Challenges and some new directions in channel coding," Computer Science, Information Theory, arXiv:1504.03916, Apr. 15, 2015, 11 pages.

Arikan E., "Channel Polarization: a Method for Constructing Capacity-Achieving Codes for Symmetric Binary-Input Memoryless Channels", IEEE Transactions on Information Theory, IEEE Press, USA, vol. 55, No. 7, Jul. 1, 2009 (Jul. 1, 2009), pp. 3051-3073, XP080428257, ISSN: 0018-9448.

Chapter II Demand and Amendment under PCT Article 34 dated Jan. 18, 2018, PCT/US2017/035026.

Chen B., et al., "List Viterbi Algorithms for Continuous Transmission", IEEE Transactions on Communications, IEEE Service Center, Piscataway, NJ, USA, vol. 49, No. 5, XP011009921, May 1, 2001 (May 1, 2001), pp. 784-792, ISSN: 0990-6778.

Chen T.Y., et al., "Protograph-based Raptor-Like LDPC Codes with Low Thresholds", IEEE International Conference on Communications, Jun. 10, 2012, DOI: 10.1109/ICC.2012.6363996, ISBN: 978-1-4577-2052-9, pp. 2161-2165.

Chiu M.C., et al., "Reduced-Complexity SCL Decoding of Multi-CRC-Aided Polar Codes", Sep. 28, 2016, XP055384603, pp. 1-9, Retrieved from the Internet: URL:<https://arxiv.org/pdf/1609.08813.pdf> [retrieved on Jun. 23, 2017], p. 2, left-hand column, paragraph 2, section VI.

Deng X., et al., "Segmented Cyclic Redundancy Check: A Data Protection Scheme for Fast Reading RFID Tag's Memory," IEEE Wireless Communications and Networking Conference, 2008, pp. 1576-1581.

El-Khamy M., et al., "Binary Polar Codes are Optimized Codes for Bitwise Multistage Decoding", Computer Science, Information Theory, Arxiv.org, Cornell University Library, 201 Olin Library Cornell University Ithaca, NY 14853, Apr. 12, 2016, XP080695103, DOI: 10.1049/EL.2016.0837, 2 pages.

El-Khamy M., et al., "Design of Rate Compatible Structured LDPC Codes for Hybrid ARQ Applications", IEEE, Aug. 1, 2009, vol. 27(6), pp. 965-973.

Ericsson: "CRC Attachment Point for MAC—is When Transmitting MAC-c PDU", R2-086458, 3GPP TSG-RAN WG2 Meeting #64, Prague, Czech Republic, Nov. 10-Nov. 14, 2008, 20081103, 2 Pages.

Ericsson: "Design Parameters and Implementation Aspects of LPDC Codes," 3GPP Draft, 3GPP TSG-RAN WG1 #88, R1-1703537 Design Parameters and Implementation Aspects of LDPC Codes, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis, vol. RAN WG1, No. Athens, Greece; Feb. 13, 2017-Feb. 17, 2017, Feb. 15, 2017, XP051222070, 10 pages, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_88/Docs/ [retrieved on Feb. 15, 2017].

Ericsson: "Implementation and Performance of LDPC Decoder", 3GPP TSG RAN WG1 AH_NR Meeting R1-1700111, Jan. 20, 2017, 8 Pages.

Ericsson: "LDPC Code Performance for High Reliability Use Cases", 3GPP Draft, 3GPP TSG RAN WG1 NR Ad-Hoc#2, R1-1710499 Ldpc Code Performance for High Reliability Use Cases, 3rd Generation Partnership Project (3GPP), Mobile Compe-

(56)

References Cited

OTHER PUBLICATIONS

tence Centre, 650, Route Des Lucioles, F-06921 Sophia-Antipolis CE, vol. RAN WG1, No. Qingdao, P.R. China, Jun. 27, 2017-Jun. 30, 2017, Jun. 26, 2017 (Jun. 26, 2017), XP051299707, pp. 1-6, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/Meetings_3GPP_SYNC/RAN1/Docs/.

Ericsson: "Performance and Complexity of Per-Segment CRC Attachment Methods", 3GPP TSG-RAN WG1#50, 3GPP Draft, R1-073741, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921, Sophia-Antipolis Cedex, France, vol. RAN WG1, No. Athens, Greece; Aug. 15, 2007 (Aug. 15, 2007), XP050107330, 3 Pages.

Ericsson: "System Information for Low Complexity and Extended Coverage", 3GPP Draft; R1-1708730—Sysinfo for Low Complexity and Ext Coverage, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Hangzhou, China; May 15, 2017-May 19, 2017 May 7, 2017, XP051263297, Retrieved from the Internet: URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_89/Docs/ [retrieved on May 7, 2017], 3 pages. ETSI TR 138 912, V14.0.0, "3rd Generation Partnership Project; Technical Specification Group Radio Access Network; Study on New Radio (NR) Access Technology (Release 14)", 3GPP Standard, Technical Specification, 3GPP TR 38.912, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921 Sophia-Antipolis Cedex, France, vol. TSG RAN, No. V14.0.0, Mar. 24, 2017 (Mar. 24, 2017), XP051295707, 77 pages, <https://portal.3gpp.org/Desktopmodules/Specifications/SpecificationDetails.aspx?specificationId=3059> Abstract.

Examination report under sections 12 & 13 of the Patents Act, 1970 and the Patents Rules, 2003, dated by Intellectual Property India on Nov. 8, 2021 for Application No. 2018/47039985, 6 pages.

Guo J., et al., "Multi-CRC Polar Codes and Their Applications", IEEE Communications Letters, IEEE Service Center, Piscataway, NJ, US, vol. 20, No. 2, Feb. 1, 2016 (Feb. 1, 2016), XP011598246, pp. 212-215, ISSN: 1089-7798, DOI:10.1109/LCOMM.2015.2508022, [retrieved on Feb. 8, 2016], Abstract, Sections II, III, IV, Algorithm 1 and step 7-condition 1, Section III, figure 1.

Hashemi S.A., et al., "Partitioned Successive-Cancellation List Decoding of Polar Codes", 2016 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Mar. 20, 2016, pp. 957-960, <https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7471817>, XP032900743, DOI: 10.1109/ICASSP.2016.7471817, [retrieved on May 18, 2016], the whole document.

Huawei, et al., "Details of the Polar Code Design", 3GPP Draft, 3GPP TSG RAN WG1 Meeting #87, R1-1611254, Reno, USA, 3rd Generation, Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921 Sophia-Antipolis Cedex, France, vol. RAN WG1, No. Reno, USA, Nov. 10, 2016-Nov. 14, 2016, 15 Pages, Nov. 13, 2016 (Nov. 13, 2016), XP051175235, Nov. 3, 2016, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/Meetings_3GPP_SYNC/RAN1/Docs/ [retrieved on Nov. 13, 2016]. IEEE: "IEEE Std 802.16e-2005, Part 16: Air Interface For Fixed and Mobile Broadband Wireless Access Systems," Amendment 2 and Corrigendum 1 to IEEE Std 802.16-2004, Low Density Parity Check code (Optional), IEEE STD 802.16E-2005, Feb. 28, 2006 (Feb. 28, 2006), 6 pages, XP002515198.

"IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Broadband Wireless Access Systems; IEEE Std 802.16-2009 (Revision of IEEE Std 802.16-2004)", IEEE Standard, IEEE, Piscataway, NJ, USA, May 29, 2009, XP068045637, ISBN: 978-0-7381-5919-5, pp. 1-2082, p. 1057-p. 1061.

IEEE Std 802.16e-2005, "Air Interface For Fixed and Mobile Broadband Wireless Access Systems", Amendment 2 and Corrigendum 1 to IEEE Std 802.16-2004, IEEE, Feb. 28, 2006, pp. 626-630, (<https://www.worldcat.org/title/ieee-standard-for-local-and-metropolitan-area-networks-part-16-air-interface-for-fixed-and-mobilebroadband-wireless-access-systems-amendment-2-physical-and-medium-accesscontrol-layers-for-combined-fixed-and-mobile-operation-in-licensed-bands-andcorrigendum-1/oclc/6455369>). XP002515198.

Intel Corporation: "LDPC Code Design for NR", 3GPP TSG RAN WG1 Meeting #85, 3GPP Draft; R1-164183, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Nanjing, China; May 23, 2016-May 27, 2016, May 14, 2016 (May 14, 2016), 4 Pages, XP051090075, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_85/Docs/ [retrieved on May 14, 2016] p. 1-p. 3.

Intel Corporation: "LDPC Coding Chain", 3GPP Draft, 3GPP TSG RAN WG1 Meeting NR-Adhoc#2, R1-1711344, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921 Sophia-Antipolis Cedex, France, vol. RAN WG1, No. Qingdao, P.R. China, Jun. 27, 2017-Jun. 30, 2017, pp. 1-6, Jun. 20, 2017 (Jun. 20, 2017), XP051305812, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_AH/NR_AH_1706/Docs/.

Interdigital Inc: "Code Block Segmentation for Data Channel", 3GPP Draft; R1-1710958, Code Block Segmentation for Data Channel, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650 Route Des Lucioles; F-06921, Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Qingdao; Jun. 27, 2017-Jun. 30, 2017, Jun. 26, 2017 (Jun. 26, 2017), XP051300159, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/Meetings_3GPP_SYNC/RAN1/Docs/ [retrieved on Jun. 26, 2017].

International Search Report and Written Opinion—PCT/US2017/037468—ISA/EPO—dated Sep. 22, 2017.

Jacobsen, N., et al., "Design of Rate-Compatible Irregular LDPC Codes Based on Edge Growth and Parity Splitting", 2007 IEEE 66th Vehicular Technology Conference, Oct. 15, 2007, pp. 1052-1056, DOI: 10.1109/VETECONF.2007.228.

Jiang M., et al., "An Improved Variable Length Coding Scheme Using Structured LDPC Codes", Wireless Communications and Signal Processing (WCSP), 2010 International Conference on, IEEE, Piscataway, NJ, USA, Oct. 21, 2010 (Oct. 21, 2010), XP031800170, pp. 1-5, ISBN: 978-1-4244-7556-8, p. 1, right-hand column-p. 4, left-hand column.

Jun Lin et al., "A reduced latency list decoding algorithm for polar codes", 2014 IEEE Workshop on Signal Processing Systems (SIPS), Oct. 1, 2014, p. 1-6.

Leroux C., et al., "A Semi-Parallel Successive-Cancellation Decoder for Polar Codes," IEEE Transactions on Signal Processing, Jan. 2013, vol. 61, No. 2, pp. 1-11.

Li, B., et al., "An Adaptive Successive Cancellation List Decoder for Polar Codes with Cyclic Redundancy Check", IEEE Communications Letters, IEEE Service Center, Piscataway, NJ, US, vol. 16, No. 12, Dec. 1, 2012 (Dec. 1, 2012), XP011478817, pp. 2044-2047, ISSN: 1089-7798, DOI: 10.1109/LCOMM.2012.111612.121898, abstract, Section I, III and IV.

Liu J., et al., "Rate-Compatible LDPC Codes with Short Block Lengths Based on Puncturing and Extension Techniques," 2014, pp. 1-20.

Lucas R et al., "Improved Soft-Decision Decoding of Reed-Muller Codes as Generalized Multiple Concatenated Codes", ITG-FACHBERI, vol. 183, VDE-Verlag, DE, No. 146, Mar. 5, 1998, pp. 137-142.

Ma, F., "Puncturing Schemes for Rate-Compatible LDPC Codes", Chinese Selected Doctoral Dissertations and Master's Theses Full-Text Databases (Master) Information Science and Technology, Oct. 15, 2012 (Dec. 2011), 60 Pages.

Mackay D.J.C., "Good Error-Correcting Codes Based on Very Sparse Matrices," IEEE Transactions on Information Theory, Mar. 1999, vol. 45 (2), pp. 399-431.

Mahdavi H., et al., "Fast Multi-dimensional Polar Encoding and Decoding," Information Theory and Applications Workshop (ITA), IEEE, 2014, 5 pages.

Mahdavi H., et al., "On the Construction and Decoding of Concatenated Polar Codes", IEEE International Symposium on Information Theory, Jul. 7, 2013, pp. 952-956, XP032497043, ISSN: 2157-8095, DOI: 10.1109/ISIT.2013.6620367 [retrieved on Oct. 3, 2013].

Mediatek Inc: "Multi-Codebook Embedded Compact QC-LDPC Designs", 3GPP TSG-RAN WG1 NR, R1-1706175, Apr. 4, 2017,

(56)

References Cited

OTHER PUBLICATIONS

XP051252463, Retrieved from the Internet: URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_88b/Docs/, 14 pages.

Mediatek Inc: "Resolving Polar Code Memory Complexity Issue", 3GPP TSG RAN WG1 Meeting #86bis, R1-1610420, Lisbon, Portugal, Oct. 10, 2016-Oct. 14, 2016, 6 Pages, Oct. 18, 2016 (Oct. 18, 2016), Internet URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_86b/Docs/R1-1610420.zip.

Myung S., et al., "Extension of Quasi-cyclic LDPC Codes by Lifting," PROC., IEEE International Symposium on Information Theory, ISIT 2005, Adelaide, Australia, Sep. 4, 2005 (Sep. 4, 2005),—Sep. 9, 2005 (Sep. 9, 2005), pp. 2305-2309, XP010845965, ISBN: 978-0-7803-9151-2.

Myung S., et al., "Lifting Methods for Quasi-Cyclic LDPC Codes", IEEE Communications Letters, IEEE Service Center, Piscataway, NJ, US, (Jun. 1, 2006) Jun. 2006, vol. 10, No. 6, pp. 489-491, DOI: 10.1109/LCOMM.2006.1638625, ISSN 1089-7798.

Nguyen T.V., et al., "The Design of Rate-Compatible Protograph LDPC Codes", IEEE Transactions on Communications, Oct. 1, 2012, vol. 60, No. 10, XP011469171, ISSN: 0090-6778, DOI: 10.1109/TCOMM.2012.081012.110010, pp. 2841-2850.

Niu K., et al., "CRC-Aided Decoding of Polar Codes," IEEE Communications Letters, Oct. 2012, vol. 16, No. 10, pp. 1668-1671.

Nokia, et al., "Alcatel-Lucent Shanghai Bell Performance and Complexity of Turbo, LDPC and Polar Codes", 3GPP TSG-RAN WG1 #84bis, R1-162897, Busan, Korea, Apr. 11-15, 2016, 6 Pages. Nokia et al., "LDPC Design for eMBB", 3GPP Draft; R1-1705857_LDPC Design for Embb, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Spokane, WA, USA; Apr. 3, 2017-Apr. 7, 2017 Mar. 24, 2017, XP051250965, Retrieved from the Internet: URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_88b/Docs/ [retrieved on Mar. 24, 2017], 8 pages.

Nokia, et al., "LDPC Design for eMBB Data", 3GPP Draft, 3GPP TSG-RAN WG1#NR Ad-Hoc meeting, R1-1701028_LDPC Design for EMBB, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Spokane, U.S.A., Jan. 16, 2017-Jan. 20, 2017, Jan. 16, 2017 (Jan. 16, 2017), 13 Pages, XP051208543, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/Meetings_3GPP_SYNC/RAN1/Docs/ [retrieved on Jan. 16, 2017], the whole document.

Nokia, et al., "R1-1701028_PCM_Large_Blocks," Jan. 9, 2017 (Jan. 9, 2017), pp. 1-1, XP055847852, Retrieved from the Internet: URL: https://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_AH/NR_AH_1701/Docs/ [retrieved on Oct. 5, 2021].

Nokia: "Rate Matching for LDPC" [online], 3GPP TSG RAN WG1 NR Ad-Hoc#2, R1-1711536, Jun. 19, 2017, 5 Pages, Internet URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_AH/NR_AH_1706/Docs/R1-1711536.zip. (In particular, refer to Section 2).

Nokia: "Structured LDPC Code Design," 11-04-1362-00-000n-structured-ldpc-code-design, IEEE Draft, 11-04-1362-00-000N-Structured-LDPC-Code-Design, IEEE 802.11-04/1362r0, IEEE-SA Mentor, Piscataway, NJ, USA, vol. 802.11n, Nov. 5, 2004 (Nov. 5, 2004), pp. 1-11, XP017690013, [retrieved on Nov. 5, 2004]. <https://mentor.ieee.org/802.11/dcn/04/11-04-1362-00-000n-structured-ldpc-codedesign.doc>).

Oh M., et al., "LDPC Coding for OFDMA PHY", IEEE C802.16e-04/487r3, IEEE Internet <http://grouper.ieee.org/>, Nov. 2004, (Nov. 9, 2004), pp. 0-9.

Qualcomm Incorporated: "LDPC Codes—HARQ, Rate", 3GPP TSG-RAN WG1 #84b, 3GPP Draft; R1-162209_LDPC_Ratecompatibility_Highleveldesign, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Busan, Korea; Apr. 11, 2016-Apr. 15, 2016, Apr. 2, 2016, 4 Pages, XP051080037, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/sg_ran/WG1_RL1/TSGR1_84b/Docs/, pp. 2, 3.

Qualcomm Incorporated: "Ldpc Design Overview", 3GPP TSG-RAN WG1#85, R1-164697, May 2016, pp. 1-5, 20160523-20160527, URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_812/Docs/R1-164697.zip.

Qualcomm Incorporated: "LDPC Rate Compatible Design", 3GPP Draft, 3GPP TSG-RAN WG1 Ad Hoc, R1-1700830_LDPC_Rate-Compatible_Design, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921 Sophia-Antipolis Cedex, France, vol. RAN WG1, No. Spokane, USA, Jan. 16, 2017-Jan. 20, 2017, Jan. 16, 2017 (Jan. 16, 2017), 19 Pages, XP051208349, 20170110, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/Meetings_3GPP_SYNC/RAN1/Docs/ [retrieved on Jan. 16, 2017], entirety.

Qualcomm Incorporated: "Ldpc Rate Compatible Design" [online], 3GPP TSG-RAN WG1 #89, R1-1709181, May 13, 2017, pp. 1-11, Retrieved from the Internet: URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_89/Docs/R1-1709181.zip. (In particular, refer to Section 1).

Qualcomm Incorporated: "LDPC Rate Compatible Design Overview", 3GPP Draft, 3GPP TSG-RAN WG1#86bis, R1-1610137_LDPC_RATE_COMPATIBLE_DESIGN, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921, Sophia-Antipolis Cedex, France, vol. RAN WG1, No. Lisbon, Portugal, Oct. 10, 2016-Oct. 14, 2016, Oct. 9, 2016 (Oct. 9, 2016), 27 Pages, XP051150160, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/Meetings_3GPP_SYNC/RAN1/Docs/ [retrieved on Oct. 9, 2016], p. 1-p. 9.

Qualcomm Incorporated: "LDPC Rate Matching", 3GPP Draft; R1-1708640_LDPC_Rate_Matching, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Hangzhou, China; May 15, 2017-May 19, 2017 May 14, 2017, XP051273827, Retrieved from the Internet: URL:http://www.3gpp.org/ftp/Meetings_3GPP_SYNC/RAN1/Docs/ [retrieved on May 14, 2017], 3 pages.

Qualcomm Incorporated: "LDPC Segmentation", 3GPP Draft, 3GPP TSG-RAN WG1#89ah, R1-1711211, LDPC Segmentation, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921, Sophia-Antipolis Cedex, France, vol. RAN WG1, No. Qingdao, China; Jun. 27, 2017-Jun. 30, 2017, Jun. 26, 2017 (Jun. 26, 2017), XP051300410, 6 pages, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/Meetings_3GPP_SYNC/RAN1/Docs/ [retrieved on Jun. 26, 2017], Sections 1, 3-4. Section 4.

Qualcomm Incorporated: "Polar Code Design Overview", 3GPP Draft, 3GPP TSG-RAN WG1 #85, R1-164699_POLAR_DESIGN_OVERVIEW, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921 Sophia-Antipolis Cedex, France, vol. RAN WG1, No. Nanjing, China, May 23, 2016-May 27, 2016, May 14, 2016 (May 14, 2016), XP051089936, 3 pages, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_85/Docs/, sections 2-4.

Richardson T., et al., "Design of Low-Density Parity Check Codes for 5G New Radio," IEEE Communications Magazine, vol. 56 (3), Mar. 1, 2018, pp. 28-34, XP055480192.

Richardson T., et al., "LDPC Proposal Update", C30-20061218-004, 3GPP2-Drafts, Dec. 18, 2006 (Dec. 18, 2006), pp. 1-30, XP040476671, ftp://ftp.3gpp2.org/TS/GC/Working/2007/2007-01-Vancouver/TS-G-C-2007-01-Vancouver/WG3/Distribution%202006.12.18/C30-20061218-004_QCOM_LDPC_proposal_update.pdf.

Roth C., et al., "A 15.8 pJ/bit/iter Quasi-Cyclic LDPC Decoder for IEEE 802.11n in 90 nm CMOS," IEEE Asian Solid-State Circuits Conference, Nov. 8-10, 2010, 4 pages, <https://ieeexplore.ieee.org/document/5716618>.

Samsung: "Flexibility of LDPC—Length, Rate and IR-HARQ", 3GPP Draft, 3GPP TSG RAN WG1 #85, R1-164007 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921 Sophia-Antipolis Cedex, France, vol. RAN WG1, No. Nanjing, China, May 23, 2016-May 27, 2016 May 14, 2016 (May 14, 2016), XP051090116, 8 Pages, Retrieved from the Internet: URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_85/Docs/ [retrieved on May 14, 2016], p. 1-p. 3 p. 6.

(56)

References Cited

OTHER PUBLICATIONS

- Samsung: "Preliminary Evaluation Results on New Channel Coding Scheme for NR—LDPC Code for High Throughput", 3GPP TSG-RAN WG1#85, R1-164812, May 14, 2016, 17 Pages.
- Shea J.M., et al., "Multidimensional Codes", In Wiley Encyclopedia of Telecommunications, vol. 3, pp. 1-26, XP055402230, <https://doi.org/10.1002/0471219282.eot342>, Apr. 15, 2003, Entirety, the whole document.
- Shi L., "Research on Polar Code Characters and its Encoding and Decoding Method", Chinese Master's Theses Full-Text Database, Information Science and Technology, Issue No. 12, Dec. 15, 2015, 76 pages.
- Stolte N., "Recursive Codes with the Plotkin-Construction and Their Decoding," (DOI:10.13140/RG.2.1.1036.6803) https://www.researchgate.net/publication/286929473_Recursive_Codes_with_the_Plotkin-Construction_and_Their_Decoding, May 2003, (Jan. 31, 2001), the whole document, 145 pages.
- Stolte N., Rekursive Codes mit der Plotkin-Konstruktion und ihre Decodierung, D17 Darmstadter Dissertation, Jan. 1, 2002, 151 pages, (in particular, pp. 13-30), XP055241445, URL:<http://tuprints.ulb.tu-darmstadt.de/epda/000183/stolte.pdf>, Techn. Universitat, Diss., 2002 (Nicht f. d. Austausch)_Darmstadt [retrieved on Jan. 14, 2016].
- Surra S.A., et al., "Gigabit Rate Achieving Low-Power LDPC Codes: Design And Architecture", IEEE, Mar. 1, 2011, pp. 1994-1999.
- Taiwan Search Report—TW106119824—TIPO—dated Dec. 31, 2019.
- Tal I., et al., "List Decoding of Polar Codes", IEEE Transactions on Information Theory, Institute of Electrical and Electronics Engineers, May 2015, vol. 61, No. 5, pp. 2213-2226.
- Tal I., et al., "List Decoding of Polar Codes", International Symposium on Information Theory proceedings, ISIT 2011, St. Petersburg, Russia, Jul. 31-Aug. 5, 2011, May 31, 2012 (May 31, 2012), pp. 1-11, XP055225954, Piscataway, NJ, ISBN: 978-1-4577-0596-0, Retrieved from the Internet: URL: <http://arxiv.org/pdf/1206.0050.pdf> [retrieved on Nov. 4, 2015] sections II-III.
- Trifonov P., "Efficient Design and Decoding of Polar Codes", IEEE Transactions on Communications, IEEE Service Center, Piscataway, NJ, USA, vol. 60, No. 11, Nov. 1, 2012 (Nov. 1, 2012), XP011473857, pp. 3221-3227, ISSN: 0090-6778, DOI: 10.1109/TCOMM.2012.081512.110872.
- Trifonov P., et al., "Generalized Concatenated Codes Based on Polar Codes", 8th International Symposium on Wireless Communication Systems, Nov. 6, 2011, XP032090122, pp. 442-446, DOI: 10.1109/SWCS.2011.6125399, ISBN: 978-1-61284-403-9.
- Trifonov P., et al., "Fast Encoding of Polar Codes with Reed-Solomon Kernel," IEEE Transactions on Communications, May 2016, pp. 1-8.
- Wang T., et al., "Parity-Check-Concatenated Polar Codes", IEEE Communications Letters, IEEE Service Center, Piscataway, NJ, US, vol. 20, No. 12, Dec. 1, 2016, pp. 2342-2345, 2016-09-08, XP011636292, ISSN: 1089-7798, DOI: 10.1109/LCOMM.2016.2607169 [retrieved on Dec. 8, 2016].
- Wang Y., et al., "Concatenations of Polar Codes With Outer BCH Codes and Convolutional Codes", 2014 52nd Annual Allerton Conference on Communication, Control, and Computing (ALLERTON), Sep. 30, 2014, pp. 813-819, XP032731136, DOI: 10.1109/ALLERTON.2014.7028538 [retrieved on Jan. 30, 2015].
- Xie Y., et al., "Design of Rate Compatible Protograph-based LDPC Codes with Mixed Circulants", IEEE, 6th International Symposium on Turbo Codes & Iterative Information Processing, Sep. 2010, pp. 434-438.
- Xu, R., et al., "High Girth LDPC Coding for OFDMA PHY", C80216e-05_031, IEEE Draft, IEEE 802.16 Broadband Wireless Access Working Group, No. IEEE C802.16e-05/031, IEEE-SA, Piscataway, NJ USA, vol. 802.16e, Jan. 10, 2005 (Oct. 10, 2005), XP017625511, pp. 1-11, [retrieved on Feb. 15, 2005], Retrieved from the Internet: URL: <http://ieee802.org/16>.
- Yu Q., et al., "Hybrid Parity-Check and CRC Aided SCL Decoding for Polar Codes", 2016 IEEE International Conference on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, Physical and Social Computing (CPSCom) and IEEE Smart Data (SmartData), IEEE, Dec. 15, 2016 (Dec. 15, 2016), XP033093024, Dec. 18, 2016, pp. 711-716, DOI: 10.1109/IThings-Greencom-Cpscom-Smartdata.2016.152 [retrieved on May 1, 2017] section III-A, figure 3.
- Zhang Z., et al., "An Efficient 10GBASE-T Ethernet LDPC Decoder Design with Low Error Floors," IEEE Journal of Solid-State Circuits, Apr. 2010, vol. 45 (4), pp. 843-855. Issue: 4, Apr. 2010, <https://ieeexplore.ieee.org/document/5437474>.
- Zhou H., et al., "Segmented CRC-Aided SC List Polar Decoding", 2016 IEEE 83rd Vehicular Technology Conference (VTC Spring), May 15, 2016 (May 15, 2016), XP032918751, 5 pages, DOI: 10.1109/VTCSPRING.2016.7504469, [retrieved on 2016-07-05], URL: <https://ieeexplore.ieee.org/document/7504469>. Sections III, Abstract, Figs. 2, 4, 7.
- ZTE, et al., "Compact LDPC Design for eMBB", 3GPP Draft, 3GPP TSG RAN WG1 AH Nr Meeting, R1-1700247 Compact LDPC Design for EMBB_Final, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre, 650, Route Des Lucioles, F-06921 Sophia-Antipolis Cedex, France, vol. RAN WG1, No. Spokane, USA, Jan. 16, 2017-Jan. 20, 2017 Jan. 10, 2017 (Jan. 10, 2017), XP051202750, pp. 1-16, Retrieved from the Internet: URL:http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_AH/NR_AH_1701/Docs/ [retrieved on-Jan. 10, 2017] p. 1-p. 13.
- ZTE: "NR LDPC Design", 3GPP TSG RAN WG1 Meeting #89, 3GPP Draft; R1-1709289, NR LDPC Design, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921, Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Hangzhou, China; May 15, 2017-May 19, 2017, May 16, 2017 (May 16, 2017), XP051285041, pp. 1-12, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_89/Docs/ [retrieved on May 16, 2017] the whole document.
- ZTE: "Structured LDPC Coding with Rate Matching", 3GPP TSG RAN WG1 LTE Ad Hoc Meeting, 3GPP Draft; R1-060115 Structured LDPC Coding with Rate Matching, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Helsinki, Finland; Jan. 23, 2006-Jan. 25, 2006, Jan. 19, 2006, 13 Pages, XP050950962, Retrieved from the Internet: URL: http://www.3gpp.org/ftp/tsg_ran/WG1_RL1/TSGR1_AH/LTE_AH_0601/Docs/, [retrieved on Jan. 19, 2006] p. 7.
- Kalsi A., et al., "A Base Matrix Method to Construct Column Weight 3 Quasi-Cyclic LDPC Codes with High Girth", IEEE, 4 Pages, Sep. 8, 2016, Publication year: 2016.
- Shuyang L., et al., "Design of High Efficient LDPC Encoder in IEEE 802.16e", 4 Pages, Nov. 2, 2012, Publication year: 2012.
- Samsung: "LDPC CODE for BG1", 3GPP TSG RAN WG1 NR#2, R1-1710744, Qingdao, China, Jun. 27-30, 2017, 3 Pages.
- Samsung: "LDPC Code for BG2", 3GPP TSG RAN WG1 NR#2, R1-1710745, Qingdao, China, Jun. 27-30, 2017, 3 Pages.
- Bing L., et al., "Unequal Error Protection Nonbinary LDPC Codes for Bandwidth Efficient Transmission", Signal processing, vol. 27, No. 7, Jul. 7, 2011, 7 Pages.
- Sagar G.S.K., et al., "A Layered Decoding Architecture for LDPC Decoder with Low Energy Consumption", GATES Institute of Technology, GITAM University, Vizag, International Journal of Electronic Signals and Systems, vol. 3, Iss-1, 2013, 11 Pages, ISSN: 2231-5969.
- Co-pending U.S. Appl. No. 17/334,608, inventors Richardson; Thomas et al., filed May 28, 2021.

* cited by examiner




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8

800A

$$H = \begin{bmatrix} 1 & 1 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 1 \\ 1 & 1 & 0 & 0 & 1 \\ 0 & 1 & 1 & 1 & 0 \end{bmatrix} \quad x = \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \\ x_5 \end{bmatrix}$$

FIG. 8A




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13

**METHODS AND APPARATUS FOR
COMPACTLY DESCRIBING LIFTED
LOW-DENSITY PARITY-CHECK (LDPC)
CODES**

CROSS-REFERENCE TO RELATED
APPLICATIONS & PRIORITY CLAIM

This application is a continuation of U.S. patent application Ser. No. 16/655,850, filed Oct. 17, 2019, which is a continuation of U.S. patent application Ser. No. 15/622,019, filed Jun. 13, 2017, which claims the benefit of U.S. Provisional Patent Application Ser. No. 62/349,784, filed Jun. 14, 2016, and U.S. Provisional Patent Application Ser. No. 62/374,514, filed Aug. 12, 2016, all of which are herein incorporated by reference in their entirety for all applicable purposes.

TECHNICAL FIELD

Certain aspects of the technology discussed below generally relate to wireless communications, including detecting and/or correcting errors in binary data and, more particularly, to methods and apparatus for compactly describing lifted low-density parity-check (LDPC) codes.

INTRODUCTION

Wireless communication systems are widely deployed to provide various types of communication content such as voice, video, data, message, broadcasts, and so on. These systems may employ multiple-access technologies capable of supporting communication with multiple users by sharing available system resources (e.g., bandwidth and transmit power). Examples of such multiple-access systems include code division multiple access (CDMA) systems, time division multiple access (TDMA) systems, time division synchronous CDMA (TD-SCDMA) systems, frequency division multiple access (FDMA) systems, single-carrier FDMA (SC-FDMA) systems, orthogonal FDMA (OFDMA), 3rd Generation Partnership Project (3GPP) long term evolution (LTE) systems, and LTE Advanced (LTE-A) systems.

Multiple access technologies have been adopted in various telecommunication standards to provide a common protocol that enables different wireless devices to communicate on a municipal, national, regional, and even global level. An example of an emerging telecommunication standard is new radio (NR), for example, 5G radio access. NR is a set of enhancements to the LTE mobile standard promulgated by 3GPP. It is designed to better support mobile broadband Internet access by improving spectral efficiency, lowering costs, improving services, making use of new spectrum, and better integrating with other open standards using OFDMA with a cyclic prefix (CP) on the downlink (DL) and on the uplink (UL) as well as support beamforming, multiple-input multiple-output (MIMO) antenna technology, and carrier aggregation.

Generally, a wireless multiple-access communication system can simultaneously support communication for multiple wireless nodes. Each node communicates with one or more base stations (BSs) via transmissions on forward and reverse links. The forward link (or downlink) refers to a communication link from BSs to nodes, and a reverse link (or uplink) refers to a communication link from nodes to base stations. Communication links may be established via a single-input single-output, multiple-input single-output, or a MIMO system.

In some examples, a wireless multiple-access communication system may include a number of BSs, each simultaneously supporting communication for multiple communication devices, otherwise known as user equipment (UEs).

In an LTE or LTE-A network, a set of one or more BSs may define an eNodeB (eNB). In other examples (e.g., in a next generation, NR, or 5G network), a wireless multiple access communication system may include a number of distributed units (DUs) (e.g., edge units (EUs), edge nodes (ENs), radio heads (RHs), smart radio heads (SRHs), transmission reception points (TRPs), etc.) in communication with a number of central units (CUs) (e.g., central nodes (CNs), access node controllers (ANCs), etc.), where a set of one or more DUs, in communication with a CU, may define an access node (e.g., a BS, a NR BS, a 5G BS, a NB, an eNB, NR NB, a 5G NB, an access point (AP), a network node, a gNB, a TRP, etc.). A BS, AN, or DU may communicate with a UE or a set of UEs on downlink channels (e.g., for transmissions from a BS or to a UE) and uplink channels (e.g., for transmissions from a UE to a BS, AN, or DU).

Binary values (e.g., ones and zeros), are used to represent and communicate various types of information, such as video, audio, statistical information, etc. Unfortunately, during storage, transmission, and/or processing of binary data, errors may be unintentionally introduced; for example, a “1” may be changed to a “0” or vice versa.

Generally, in the case of data transmission, a receiver observes each received bit in the presence of noise or distortion and only an indication of the bit’s value is obtained. Under these circumstances, the observed values are interpreted as a source of “soft” bits. A soft bit indicates a preferred estimate of the bit’s value (e.g., a 1 or a 0) together with some indication of the reliability of that estimate. While the number of errors may be relatively low, even a small number of errors or level of distortion can result in the data being unusable or, in the case of transmission errors, may necessitate re-transmission of the data. In order to provide a mechanism to check for errors and, in some cases, to correct errors, binary data can be coded to introduce carefully designed redundancy. Coding of a unit of data produces what is commonly referred to as a codeword. Because of its redundancy, a codeword will often include more bits than the input unit of data from which the codeword was produced.

Redundant bits are added by an encoder to the transmitted bitstream to create a codeword. When signals arising from transmitted codewords are received or processed, the redundant information included in the codeword as observed in the signal can be used to identify and/or correct errors in or remove distortion from the received signal to recover the original data unit. Such error checking and/or correcting can be implemented as part of a decoding process. In the absence of errors, or in the case of correctable errors or distortion, decoding can be used to recover from the source data being processed, the original data unit that was encoded. In the case of unrecoverable errors, the decoding process may produce some indication that the original data cannot be fully recovered. Such indications of decoding failure initiate retransmission of the data. As the use of fiber optic lines for data communication and the rate at which data can be read from and stored to data storage devices, (e.g., disk drives, tapes, etc.) increases, there is an increasing need for efficient use of data storage and transmission capacity and also for the ability to encode and decode data at high rates.

BRIEF SUMMARY

The following summarizes some aspects of the present disclosure to provide a basic understanding of the discussed

technology. This summary is not an extensive overview of all contemplated features of the disclosure, and is intended neither to identify key or critical elements of all aspects of the disclosure nor to delineate the scope of any or all aspects of the disclosure. Its sole purpose is to present some concepts of one or more aspects of the disclosure in summary form as a prelude to the more detailed description that is presented later. After considering this discussion, and particularly after reading the section entitled "Detailed Description" one will understand how the features of this disclosure provide advantages that include improved communications between access points and stations in a wireless network.

While encoding efficiency and high data rates are important, for an encoding and/or decoding system to be practical for use in a wide range of devices (e.g., consumer devices), it is also important that the encoders and/or decoders can be implemented at reasonable cost.

Communication systems often need to operate at several different rates. Low-density parity-check (LDPC) codes can be used for simple implementation to provide coding and/or decoding at different rates. For example, higher-rate LDPC codes can be generated by puncturing lower-rate LDPC codes.

As the demand for mobile broadband access continues to increase, there exists a need for further improvements in NR technology. Preferably, improvements can or should be applicable to other multi-access technologies and the telecommunication standards that employ these technologies. One area for improvements is the area of encoding/decoding for data transmissions. These improvements (e.g., improved LDPC codes) can be applicable to NR and other access technologies.

Certain aspects of the present disclosure generally relate to methods and apparatus for compactly describing multiple lifted low-density parity-check (LDPC) codes.

Certain aspects of the present disclosure provide a method for wireless communications that may be performed by a transmitting device. The method generally includes selecting a first lifting size value Z and a first set of lifting values for generating a first lifted LDPC code. A transmitting device can generate a first lifted LDPC code by applying the first set of lifting values to interconnect edges in Z copies of a base parity check matrix (PCM) having a first number of base variable nodes and a second number of base check nodes to obtain a first lifted PCM corresponding to the first lifted LDPC code (an edge is a connection between a variable node and a check node). A transmitting device can determine a second set of lifting values for generating a second lifted PCM corresponding to a second lifted LDPC code for a second lifting size value based on the first lifted PCM and the first set of lifting values. A transmitting device can encode a set of information bits based on the first lifted LDPC code and/or the second lifted LDPC code to produce a code word and transmits the code word.

Certain aspects of the present disclosure provide an apparatus for wireless communications that may be performed by a transmitting device. The apparatus generally includes means for selecting a first lifting size value Z and a first set of lifting values for generating a first lifted LDPC code and means for generating the first lifted LDPC code by applying the first set of lifting values to interconnect edges in Z copies of a base PCM having a first number of base variable nodes and a second number of base check nodes to obtain a first lifted PCM corresponding to the first lifted LDPC code. The apparatus also includes means for determining a second set of lifting values for generating a second lifted PCM corresponding to a second lifted LDPC code for

a second lifting size value based on the first lifted PCM and the first set of lifting values; means for encoding a set of information bits based on at least one of: the first lifted LDPC code or the second lifted LDPC code to produce a code word; and means for transmitting the code word.

Certain aspects of the present disclosure provide an apparatus for wireless communications that may be performed by a transmitting device. The apparatus generally includes at least one processor coupled with a memory. The at least one processor is configured to select a first lifting size value Z and a first set of lifting values for generating a first lifted LDPC code and generate the first lifted LDPC code by applying the first set of lifting values to interconnect edges in Z copies of a base PCM having a first number of base variable nodes and a second number of base check nodes to obtain a first lifted PCM corresponding to the first lifted LDPC code. The at least one processor is also configured to determine a second set of lifting values for generating a second lifted PCM corresponding to a second lifted LDPC code for a second lifting size value based on the first lifted PCM and the first set of lifting values and encode a set of information bits based on at least one of: the first lifted LDPC code or the second lifted LDPC code to produce a code word. The apparatus includes a transmitter configured to transmit the code word.

Certain aspects of the present disclosure provide a computer readable medium having computer executable code stored thereon for wireless communications that may be performed by a transmitting device. The code generally includes code for selecting a first lifting size value Z and a first set of lifting values for generating a first lifted LDPC code and code for generating the first lifted LDPC code by applying the first set of lifting values to interconnect edges in Z copies of a base PCM having a first number of base variable nodes and a second number of base check nodes to obtain a first lifted PCM corresponding to the first lifted LDPC code. The code also includes code for determining a second set of lifting values for generating a second lifted PCM corresponding to a second lifted LDPC code for a second lifting size value based on the first lifted PCM and the first set of lifting values; code for encoding a set of information bits based on at least one of: the first lifted LDPC code or the second lifted LDPC code to produce a code word; and code for transmitting the code word.

Other aspects, features, and embodiments of the present disclosure will become apparent to those of ordinary skill in the art, upon reviewing the following description of specific, exemplary aspects of the present disclosure in conjunction with the accompanying figures. While features of the present disclosure may be discussed relative to certain aspects and figures below, all aspects of the present disclosure can include one or more of the advantageous features discussed herein. In other words, while one or more aspects may be discussed as having certain advantageous features, one or more of such features may also be used in accordance with the various aspects of the disclosure discussed herein. In similar fashion, while exemplary aspects may be discussed below as device, system, or method embodiments such exemplary embodiments can be implemented in various devices, systems, and methods.

BRIEF DESCRIPTION OF THE DRAWINGS

So that the manner in which the above-recited features of the present disclosure can be understood in detail, a more particular description, briefly summarized above, may be had by reference to aspects, some of which are illustrated in

the appended drawings. The appended drawings illustrate only certain typical aspects of this disclosure, however, and are therefore not to be considered limiting of its scope, for the description may admit to other equally effective aspects.

FIG. 1 is a block diagram conceptually illustrating an example wireless communication system, in accordance with certain aspects of the present disclosure.

FIG. 2 is a block diagram illustrating an example logical architecture of a distributed RAN, in accordance with certain aspects of the present disclosure.

FIG. 3 is a diagram illustrating an example physical architecture of a distributed RAN, in accordance with certain aspects of the present disclosure.

FIG. 4 is a block diagram conceptually illustrating a design of an example base station (BS) and user equipment (UE), in accordance with certain aspects of the present disclosure.

FIG. 5 is a diagram showing examples for implementing a communication protocol stack, in accordance with certain aspects of the present disclosure.

FIG. 6 illustrates an example of a downlink (DL)-centric subframe, in accordance with certain aspects of the present disclosure.

FIG. 7 illustrates an example of an uplink (UL)-centric subframe, in accordance with certain aspects of the present disclosure.

FIG. 8 is a graphical representation of an example low-density parity-check (LDPC) code, in accordance with certain aspects of the present disclosure.

FIG. 8A is a matrix representation of the example LDPC code of FIG. 8, in accordance with certain aspects of the present disclosure.

FIG. 9 is a graphical representation of liftings of the LDPC code of FIG. 8, in accordance with certain aspects of the present disclosure.

FIG. 10 is an integer representation of a matrix for a quasi-cyclic 802.11 LDPC code according to some aspects.

FIG. 11 is a simplified block diagram illustrating an example encoder, in accordance with certain aspects of the present disclosure.

FIG. 12 is a simplified block diagram illustrating an example decoder, in accordance with certain aspects of the present disclosure.

FIG. 13 is a flow diagram illustrating example operations for generating lifted LDPC codes from a base parity check matrix (PCM) for wireless communications by a transmitting device, in accordance with certain aspects of the present disclosure.

To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. Elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation.

DETAILED DESCRIPTION

Aspects of the present disclosure provide apparatus, methods, processing systems, and computer program products for encoding (and/or decoding) for new radio (NR) access technology (e.g., 5G radio access). NR may refer to radios configured to operate according to a new air interface or fixed transport layer. NR may include support for enhanced mobile broadband (eMBB) service targeting wide bandwidth (e.g., 80 MHz and beyond), millimeter wave (mmW) service targeting high carrier frequency (e.g., 60 GHz), massive machine type communications (mMTC) service targeting non-backward compatible MTC tech-

niques, and/or mission critical (MiCr) service targeting ultra-reliable low-latency communications (URLLC) service. These services may include latency and reliability requirements for a variety of uses, timing requirements, and other design considerations. NR may use low-density parity-check (LDPC) coding and/or polar codes.

Aspects of the present disclosure provide techniques and apparatus for compactly describing LDPC code structure. In aspects, a single base graph or parity check matrix (PCM) can be stored for a set of lifting sizes (sometimes referred to as a family of liftings or a family of lifted LDPC codes). The PCM may correspond to one of the liftings for the set of liftings (e.g., the smallest or largest lifting) and the other members of the family can be generated based on a stored PCM using an operation (e.g., such as a floor operation or a modulo operation). In aspects, the same PCM can be used for members of the family of codes. In aspects, PCM for different families of codes can be generated based on the lifting values associated with one family.

Various aspects of the disclosure are described more fully hereinafter with reference to the accompanying drawings. This disclosure may, however, be embodied in many different forms and should not be construed as limited to any specific structure or function presented throughout this disclosure. Rather, these aspects are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art. Based on the teachings herein one skilled in the art should appreciate that the scope of the disclosure is intended to cover any aspect of the disclosure disclosed herein, whether implemented independently of or combined with any other aspect of the disclosure. For example, an apparatus may be implemented or a method may be practiced using any number of the aspects set forth herein. In addition, the scope of the disclosure is intended to cover such an apparatus or method which is practiced using other structure, functionality, or structure and functionality in addition to or other than the various aspects of the disclosure set forth herein. It should be understood that any aspect of the disclosure disclosed herein may be embodied by one or more elements of a claim. The word “exemplary” is used herein to mean “serving as an example, instance, or illustration.” Any aspect described herein as “exemplary” is not necessarily to be construed as preferred or advantageous over other aspects.

Although particular aspects are described herein, many variations and permutations of these aspects fall within the scope of the disclosure. Although some benefits and advantages of the preferred aspects are mentioned, the scope of the disclosure is not intended to be limited to particular benefits, uses, or objectives. Rather, aspects of the disclosure are intended to be broadly applicable to different wireless technologies, system configurations, networks, and transmission protocols, some of which are illustrated by way of example in the figures and in the following description of the preferred aspects. The detailed description and drawings are merely illustrative of the disclosure rather than limiting, the scope of the disclosure being defined by the appended claims and equivalents thereof.

The techniques described herein may be used for various wireless communication networks such as Code Division Multiple Access (CDMA) networks, Time Division Multiple Access (TDMA) networks, Frequency Division Multiple Access (FDMA) networks, Orthogonal FDMA (OFDMA) networks, Single-Carrier FDMA (SC-FDMA) networks, etc. The terms “networks” and “systems” are often used interchangeably. A CDMA network may implement a radio technology such as Universal Terrestrial Radio Access

(UTRA), CDMA2000, etc. UTRA includes Wideband-CDMA (W-CDMA) and Low Chip Rate (LCR). CDMA2000 covers IS-2000, IS-95, and IS-856 standards. A TDMA network may implement a radio technology such as Global System for Mobile Communications (GSM). An OFDMA network may implement a radio technology such as Evolved UTRA (E-UTRA), IEEE 802.11, IEEE 802.16, IEEE 802.20, Flash-OFDM®, etc. UTRA, E-UTRA, and GSM are part of Universal Mobile Telecommunication System (UMTS). 3GPP LTE and LTE-Advanced (LTE-A) are releases of UMTS that use E-UTRA. UTRA, E-UTRA, UMTS, LTE, LTE-A and GSM are described in documents from an organization named “3rd Generation Partnership Project” (3GPP). CDMA2000 is described in documents from an organization named “3rd Generation Partnership Project 2” (3GPP2). NR is an emerging wireless communications technology under development in conjunction with the 5G Technology Forum (5GTF). These communications networks are merely listed as examples of networks in which the techniques described in this disclosure may be applied; however, this disclosure is not limited to the above-described communications network.

For clarity, while aspects may be described herein using terminology commonly associated with 3G and/or 4G or LTE wireless technologies, aspects of the present disclosure can be applied in other generation-based communication systems, such as 5G and later, including NR technologies.

An Example Wireless Communication System

FIG. 1 illustrates an example communications network 100 in which aspects of the present disclosure may be performed. Wireless communications network 100 may be a new radio (NR) or 5G network. Wireless communications network 100 may include a transmitting device such as a user equipment (UE) 120 or a base station (BS) 110. The transmitting device may perform encoding according to aspects described herein using lifted LDPC codes that may be compactly described (e.g., determined/generated/stored), and a receiving device (e.g., a UE 120 or a BS 110) can perform corresponding decoding operations. For example, the transmitting device can select at least one lifting size value for generating a group of lifted LDPC codes comprising copies of a base LDPC code defined by a base matrix having a first number of base variable nodes and a second number of base check nodes. The lifting size value is selected from a range of values. The transmitting device can generate the base matrix based on a lifting value of a set of lifting values associated with the selected lifting size value and generate a matrix for a different lifting size value in the group based on the base matrix.

As illustrated in FIG. 1, wireless communications network 100 may include a number of BSs 110 and other network entities. ABS may be a station that communicates with UEs. Each BS 110 may provide communication coverage for a particular geographic area. In 3GPP, the term “cell” can refer to a coverage area of a Node B and/or a Node B subsystem serving this coverage area, depending on the context in which the term is used. In NR systems, the term “cell” and gNB, Node B, 5G NB, AP, NR BS, NR BS, TRP, etc., may be interchangeable. In some examples, a cell may not necessarily be stationary, and the geographic area of the cell may move according to the location of a mobile BS. In some examples, the BSs may be interconnected to one another and/or to one or more other BSs or network nodes (not shown) in wireless communications network 100

through various types of backhaul interfaces such as a direct physical connection, a virtual network, or the like using any suitable transport network.

In general, any number of wireless networks may be deployed in a given geographic area. Each wireless network may support a particular radio access technology (RAT) and may operate on one or more frequencies. A RAT may also be referred to as a radio technology, an air interface, etc. A frequency may also be referred to as a carrier, a frequency channel, etc. Each frequency may support a single RAT in a given geographic area in order to avoid interference between wireless networks of different RATs. In some cases, NR or 5G RAT networks may be deployed.

A BS may provide communication coverage for a macro cell, a pico cell, a femto cell, and/or other types of cell. A macro cell may cover a relatively large geographic area (e.g., several kilometers in radius) and may allow unrestricted access by UEs with service subscription. A pico cell may cover a relatively small geographic area and may allow unrestricted access by UEs with service subscription. A femto cell may cover a relatively small geographic area (e.g., a home) and may allow restricted access by UEs having association with the femto cell (e.g., UEs in a Closed Subscriber Group (CSG), UEs for users in the home, etc.). ABS for a macro cell may be referred to as a macro BS. ABS for a pico cell may be referred to as a pico BS. A BS for a femto cell may be referred to as a femto BS or a home BS. In the example shown in FIG. 1, BS 110a, BS 110b, and BS 110c may be macro BSs for the macro cell 102a, macro cell 102b, and macro cell 102c, respectively. BS 110x may be a pico BS for pico cell 102x. BS 110y and BS 110z may be femto BS for the femto cell 102y and femto cell 102z, respectively. ABS may support one or multiple (e.g., three) cells.

Wireless communications network 100 may also include relay stations. A relay station is a station that receives a transmission of data and/or other information from an upstream station (e.g., a BS 110 or a UE 120) and sends a transmission of the data and/or other information to a downstream station (e.g., a UE 120 or a BS 110). A relay station may also be a UE that relays transmissions for other UEs. In the example shown in FIG. 1, relay station 110r may communicate with BS 110a and UE 120r in order to facilitate communication between BS 110a and UE 120r. A relay station may also be referred to as a relay, a relay eNB, etc.

Wireless communications network 100 may be a heterogeneous network that includes BSs of different types, for example, macro BS, pico BS, femto BS, relays, etc. These different types of BSs may have different transmit power levels, different coverage areas, and different impact on interference in the wireless communications network 100. For example, a macro BS may have a high transmit power level (e.g., 20 Watts) whereas pico BS, femto BS, and relays may have a lower transmit power level (e.g., 1 Watt).

Wireless communications network 100 may support synchronous or asynchronous operation. For synchronous operation, the BSs may have similar frame timing, and transmissions from different BSs may be approximately aligned in time. For asynchronous operation, the BSs may have different frame timing, and transmissions from different BSs may not be aligned in time. The techniques described herein may be used for both synchronous and asynchronous operation.

Network controller 130 may couple to a set of BSs and provide coordination and control for these BSs. Network controller 130 may communicate with BSs 110 via a back-

haul. BSs 110 may also communicate with one another, e.g., directly or indirectly via wireless or wireline backhaul.

UEs 120 (e.g., UE 120x, UE 120y, etc.) may be dispersed throughout wireless communications network 100, and each UE may be stationary or mobile. A UE may also be referred to as a mobile station, a terminal, an access terminal, a subscriber unit, a station, a Customer Premises Equipment (CPE), a cellular phone, a smart phone, a personal digital assistant (PDA), a wireless modem, a wireless communication device, a handheld device, a laptop computer, a cordless phone, a wireless local loop (WLL) station, a tablet, a camera, a gaming device, a netbook, a smartbook, an ultrabook, a medical device or medical equipment, a biometric sensor/device, a wearable device such as a smart watch, smart clothing, smart glasses, a smart wrist band, smart jewelry (e.g., a smart ring, a smart bracelet, etc.), an entertainment device (e.g., a music device, a video device, a satellite radio, etc.), a vehicular component or sensor, a smart meter/sensor, industrial manufacturing equipment, a global positioning system device, or any other suitable device that is configured to communicate via a wired or wired medium. Some UEs may be considered evolved or machine-type communication (MTC) devices or evolved MTC (eMTC) devices. MTC and eMTC UEs include, for example, robots, drones, remote devices, sensors, meters, monitors, location tags, etc., that may communicate with a BS, another device (e.g., remote device), or some other entity. A wireless node may provide, for example, connectivity for or to a network (e.g., a wide area network such as Internet or a cellular network) via a wired or wireless communication link. Some UEs may be considered Internet-of-Things (IoT) devices.

In FIG. 1, a solid line with double arrows indicates desired transmissions between a UE and a serving BS, which is a BS designated to serve the UE on the downlink and/or uplink. A finely dashed line with double arrows indicates interfering transmissions between a UE and a BS.

Certain wireless networks (e.g., LTE) utilize orthogonal frequency division multiplexing (OFDM) on the downlink and single-carrier frequency division multiplexing (SC-FDM) on the uplink. OFDM and SC-FDM partition the system bandwidth into multiple (K) orthogonal subcarriers, which are also commonly referred to as tones, bins, etc. Each subcarrier may be modulated with data. In general, modulation symbols are sent in the frequency domain with OFDM and in the time domain with SC-FDM. The spacing between adjacent subcarriers may be fixed, and the total number of subcarriers (K) may be dependent on the system bandwidth. For example, the spacing of the subcarriers may be 15 kHz and the minimum resource allocation (called a “resource block” (RB)) may be 12 subcarriers (i.e., 180 kHz). Consequently, the nominal Fast Fourier Transform (FFT) size may be equal to 128, 256, 512, 1024 or 2048 for system bandwidth of 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz, or 20 MHz, respectively. The system bandwidth may also be partitioned into subbands. For example, a subband may cover 1.08 MHz (i.e., 6 RBs), and there may be 1, 2, 4, 8 or 16 subbands for system bandwidth of 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz, or 20 MHz, respectively.

NR may utilize OFDM with a CP on uplink and downlink and include support for half-duplex operation using TDD. A single component carrier bandwidth of 100 MHz may be supported. NR RBs may span 12 subcarriers with a subcarrier bandwidth of 75 kHz over a 0.1 ms duration. Each radio frame may consist of 50 subframes with a length of 10 ms. Consequently, each subframe may have a length of 0.2 ms. Each subframe may indicate a link direction (i.e., downlink

or uplink) for data transmission and the link direction for each subframe may be dynamically switched. Each subframe may include DL/UL data as well as DL/UL control data. UL and DL subframes for NR may be as described in more detail below with respect to FIGS. 6 and 7. Beamforming may be supported and beam direction may be dynamically configured. MIMO transmissions with precoding may also be supported. MIMO configurations in the DL may support up to 8 transmit antennas with multi-layer DL transmissions up to 8 streams and up to 2 streams per UE. Multi-layer transmissions with up to 2 streams per UE may be supported. Aggregation of multiple cells may be supported with up to 8 serving cells. Alternatively, NR may support a different air interface, other than an OFDM-based.

In some examples, access to the air interface may be scheduled. For example, a scheduling entity (e.g., a BS 110 or UE 120) allocates resources for communication among some or all devices and equipment within its service area or cell. Within the present disclosure, as discussed further below, the scheduling entity may be responsible for scheduling, assigning, reconfiguring, and releasing resources for one or more subordinate entities. That is, for scheduled communication, subordinate entities utilize resources allocated by the scheduling entity. BSs are not the only entities that may function as a scheduling entity. That is, in some examples, a UE may function as a scheduling entity, scheduling resources for one or more subordinate entities (e.g., one or more other UEs). In this example, the UE is functioning as a scheduling entity, and other UEs utilize resources scheduled by the UE for wireless communication. A UE may function as a scheduling entity in a peer-to-peer (P2P) network, and/or in a mesh network. In a mesh network example, UEs may optionally communicate directly with one another in addition to communicating with the scheduling entity.

Thus, in a wireless communication network with a scheduled access to time-frequency resources and having a cellular configuration, a P2P configuration, and a mesh configuration, a scheduling entity and one or more subordinate entities may communicate utilizing the scheduled resources.

The NR radio access network (RAN) may include one or more central units (CU) and distributed units (DUs). A NR BS (e.g., a gNB, a 5G NB, a NB, a 5G NB, a TRP, an AP) may correspond to one or multiple BSs. NR cells can be configured as access cells (ACells) or data only cells (DCells). DCells may be cells used for carrier aggregation or dual connectivity, but not used for initial access, cell selection/reselection, or handover.

FIG. 2 illustrates an example logical architecture of a distributed RAN 200, which may be implemented in wireless communications system 100 illustrated in FIG. 1. 5G access node (AN) 206 may include access node controller (ANC) 202. ANC 202 may be a CU of distributed RAN 200. A backhaul interface to next generation core network (NG-CN) 204 may terminate at ANC 202. A backhaul interface to neighboring next generation access nodes (NG-ANs) may terminate at ANC 202. ANC 202 may include one or more TRPs 208.

TRPs 208 comprise DUs. TRPs 208 may be connected to one ANC (ANC 202) or more than one ANC (not illustrated). For example, for RAN sharing, radio as a service (RaaS), and service specific AND deployments, the TRP may be connected to more than one ANC 202. A TRP 208 may include one or more antenna ports. TRPs 208 may be configured to individually (e.g., dynamic selection) or jointly (e.g., joint transmission) serve traffic to a UE (e.g., a UE 120).

Example logical architecture of the distributed RAN **200** may be used to illustrate fronthaul definition. The logical architecture may support fronthauling solutions across different deployment types. For example, the logical architecture may be based on transmit network capabilities (e.g., bandwidth, latency, and/or jitter). The logical architecture may share features and/or components with LTE. NG-AN **210** may support dual connectivity with NR. NG-AN **210** may share a common fronthaul for LTE and NR. The logical architecture may enable cooperation between and among TRPs **208**. For example, cooperation may be pre-configured within a TRP **208** and/or across TRPs **208** via ANC **202**. There may be no inter-TRP interface.

The logical architecture for distributed RAN **200** may include a dynamic configuration of split logical functions. As will be described in more detail with reference to FIG. 5, the Radio Resource Control (RRC) layer, Packet Data Convergence Protocol (PDCP) layer, Radio Link Control (RLC) layer, Medium Access Control (MAC) layer, and a Physical (PHY) layers may be placed at the DU (e.g., a TRP **208**) or the CU (e.g., ANC **202**).

FIG. 3 illustrates an example physical architecture of a distributed RAN **300**, according to aspects of the present disclosure. As shown in FIG. 3, distributed RAN **300** includes centralized core network unit (C-CU) **302**, centralized RAN unit (C-RU) **304**, and DU **306**.

C-CU **302** may host core network functions. C-CU **302** may be centrally deployed. C-CU **302** functionality may be offloaded (e.g., to advanced wireless services (AWS)), in an effort to handle peak capacity. C-RU **304** may host one or more ANC functions. Optionally, C-RU **304** may host core network functions locally. C-RU **304** may have a distributed deployment. C-RU **304** may be located near an edge of the network. DU **306** may host one or more TRPs (edge node (EN), an edge unit (EU), a radio head (RH), a smart radio head (SRH), or the like). DU **306** may be located at edges of the network with radio frequency (RF) functionality.

FIG. 4 illustrates example components of the BS **110** and the UE **120** illustrated in FIG. 1, which may be used to implement aspects of the present disclosure for high performance, flexible, and compact LDPC coding. One or more of the components of BS **110** and UE **120** illustrated in FIG. 4 may be used to practice aspects of the present disclosure. For example, antenna(s) **452a-454r**, Demodulator(s)/Modulator(s) **454a-454r**, TX MIMO processor **466**, Receive Processor **458**, Transmit Processor **464**, and/or Controller/Processor **480** of UE **120** and/or antenna(s) **434a-434t**, Demodulator(s)/Modulator(s) **432a-434t**, TX MIMO Processors **430**, Transmit Processor **420**, Receive Processor **438**, and/or Controller/Processor **440** of BS **110** may be used to perform the operations **1300-1600** described herein and illustrated with reference to FIGS. **13-16**, respectively.

For a restricted association scenario, BS **110** may be macro BS **110c** in FIG. 1, and UE **120** may be UE **120y**. BS **110** may also be a BS of some other type. BS **110** may be equipped with antennas **434a** through **434t** and UE **120** may be equipped with antennas **452a** through **452r**.

At BS **110**, transmit processor **420** may receive data from data source **412** and control information from controller/processor **440**. The control information may be for the Physical Broadcast Channel (PBCH), Physical Control Format Indicator Channel (PCFICH), Physical Hybrid ARQ Indicator Channel (PHICH), Physical Downlink Control Channel (PDCCH), or other control channel or signal. The data may be for the Physical Downlink Shared Channel (PDSCH), or other data channel or signal. Transmit processor **420** may process (e.g., encode and symbol map) the data

and control information to obtain data symbols and control symbols, respectively. For example, transmit processor **420** may encode the information bits using LDPC code designs discussed in greater detail below. Transmit processor **420** may also generate reference symbols, for example, for the primary synchronization signal (PSS), secondary synchronization signal (SSS), and cell-specific reference signal (CRS). Transmit (TX) multiple-input multiple-output (MIMO) processor **430** may perform spatial processing (e.g., precoding) on the data symbols, the control symbols, and/or the reference symbols, if applicable, and may provide output symbol streams to the modulators (MODs) **432a** through **432t**. Each modulator **432** may process a respective output symbol stream (e.g., for OFDM, etc.) to obtain an output sample stream. Each modulator **432** may further process (e.g., convert to analog, amplify, filter, and upconvert) the output sample stream to obtain a downlink signal. Downlink signals from modulators **432a** through **432t** may be transmitted via antennas **434a** through **434t**, respectively.

At UE **120**, antennas **452a** through **452r** may receive the downlink signals from BS **110** and may provide received signals to the demodulators (DEMOS) **454a** through **454r**, respectively. Each demodulator **454** may condition (e.g., filter, amplify, downconvert, and digitize) a respective received signal to obtain input samples. Each demodulator **454** may further process the input samples (e.g., for OFDM, etc.) to obtain received symbols. MIMO detector **456** may obtain received symbols from all the demodulators **454a** through **454r**, perform MIMO detection on the received symbols if applicable, and provide detected symbols. Receive processor **458** may process (e.g., demodulate, deinterleave, and decode) the detected symbols, provide decoded data for UE **120** to a data sink **460**, and provide decoded control information to controller/processor **480**.

On the uplink, at UE **120**, transmit processor **464** may receive and process data (e.g., for the Physical Uplink Shared Channel (PUSCH) or other data channel or signal) from data source **462** and control information (e.g., for the Physical Uplink Control Channel (PUCCH) or other control channel or signal) from controller/processor **480**. Transmit processor **464** may also generate reference symbols for a reference signal. The symbols from transmit processor **464** may be precoded by TX MIMO processor **466** if applicable, further processed by demodulators **454a** through **454r** (e.g., for SC-FDM, etc.), and transmitted to BS **110**. At BS **110**, the uplink signals from the UE **120** may be received by antennas **434**, processed by modulators **432**, detected by MIMO detector **436** if applicable, and further processed by receive processor **438** to obtain decoded data and control information sent by UE **120**. Receive processor **438** may provide the decoded data to data sink **439** and the decoded control information to controller/processor **440**.

Memory **442** may store data and program codes for BS **110** and memory **482** may store data and program codes for UE **120**. Scheduler **444** may schedule UEs for data transmission on the downlink and/or uplink.

FIG. 5 illustrates a diagram **500** showing examples for implementing a communications protocol stack per aspects of the present disclosure. The illustrated communications protocol stacks may be implemented by devices operating in a 5G system (e.g., a system that supports uplink-based mobility). Diagram **500** illustrates a communications protocol stack including RRC layer **510**, PDCP layer **515**, RLC layer **520**, MAC layer **525**, and PHY layer **530**. In an example, the layers of a protocol stack may be implemented as separate modules of software, portions of a processor or ASIC, portions of non-collocated devices connected by a

communications link, or various combinations thereof. Collocated and non-collocated implementations may be used, for example, in a protocol stack for a network access device (e.g., ANs, CUs, and/or DUs) or a UE.

A first option **505-a** shows a split implementation of a protocol stack, in which implementation of the protocol stack is split between a centralized network access device (e.g., ANC **202**) and distributed network access device (e.g., DU **208**). In the first option **505-a**, RRC layer **510** and PDCP layer **515** may be implemented by the CU, and RLC layer **520**, MAC layer **525**, and PHY layer **530** may be implemented by the DU. In various examples, the CU and the DU may be collocated or non-collocated. The first option **505-a** may be useful in a macro cell, micro cell, or pico cell deployment.

A second option **505-b** shows a unified implementation of a protocol stack, in which the protocol stack is implemented in a single network access device (e.g., access node (AN), NR BS, a NR NBa network node (NN), TRP, gNB, etc.). In the second option, RRC layer **510**, PDCP layer **515**, RLC layer **520**, MAC layer **525**, and PHY layer **530** may each be implemented by the AN. The second option **505-b** may be useful in a femto cell deployment.

Regardless of whether a network access device implements part or all of a protocol stack, a UE may implement the entire protocol stack (e.g., RRC layer **510**, PDCP layer **515**, RLC layer **520**, MAC layer **525**, and PHY layer **530**).

FIG. 6 is a diagram showing an example of a DL-centric subframe **600**. The DL-centric subframe **600** may include control portion **602**. Control portion **602** may exist in the initial or beginning portion of DL-centric subframe **600**. Control portion **602** may include various scheduling information and/or control information corresponding to various portions of DL-centric subframe **600**. In some configurations, control portion **602** may be a physical DL control channel (PDCCH), as shown in FIG. 6. DL-centric subframe **600** may also include DL data portion **604**. DL data portion **604** may be referred to as the payload of DL-centric subframe **600**. DL data portion **604** may include the communication resources utilized to communicate DL data from the scheduling entity (e.g., UE or BS) to the subordinate entity (e.g., UE). In some configurations, DL data portion **604** may be a physical DL shared channel (PDSCH).

DL-centric subframe **600** may also include common UL portion **606**. Common UL portion **606** may be referred to as an UL burst, a common UL burst, and/or various other suitable terms. Common UL portion **606** may include feedback information corresponding to various other portions of DL-centric subframe **600**. For example, common UL portion **606** may include feedback information corresponding to control portion **602**. Non-limiting examples of feedback information may include an acknowledgment (ACK) signal, a negative acknowledgment (NACK) signal, a HARQ indicator, and/or various other suitable types of information. Common UL portion **606** may additionally or alternatively include information, such as information pertaining to random access channel (RACH) procedures, scheduling requests (SRs), and various other suitable types of information. As illustrated in FIG. 6, the end of DL data portion **604** may be separated in time from the beginning of common UL portion **606**. This time separation may be referred to as a gap, a guard period, a guard interval, and/or various other suitable terms. This separation provides time for the switchover from DL communication (e.g., reception operation by the subordinate entity (e.g., UE)) to UL communication (e.g., transmission by the subordinate entity (e.g., UE)). The foregoing is merely one example of a DL-centric subframe

and alternative structures having similar features may exist without necessarily deviating from the aspects described herein.

FIG. 7 is a diagram showing an example of an UL-centric subframe **700**. UL-centric subframe **700** may include control portion **702**. Control portion **702** may exist in the initial or beginning portion of UL-centric subframe **700**. Control portion **702** in FIG. 7 may be similar to control portion **602** described above with reference to FIG. 6. UL-centric subframe **700** may also include UL data portion **704**. UL data portion **704** may be referred to as the payload of UL-centric subframe **700**. UL data portion **704** may refer to the communication resources utilized to communicate UL data from the subordinate entity (e.g., UE) to the scheduling entity (e.g., UE or BS). In some configurations, control portion **702** may be a PDCCH.

As illustrated in FIG. 7, the end of control portion **702** may be separated in time from the beginning of UL data portion **704**. This time separation may be referred to as a gap, guard period, guard interval, and/or various other suitable terms. This separation provides time for the switchover from DL communication (e.g., reception operation by the scheduling entity) to UL communication (e.g., transmission by the scheduling entity). UL-centric subframe **700** may also include common UL portion **706**. Common UL portion **706** in FIG. 7 may be similar to the common UL portion **606** described above with reference to FIG. 6. Common UL portion **706** may additionally or alternatively include information pertaining to channel quality indicator (CQI), sounding reference signals (SRSs), and various other suitable types of information. The foregoing is merely one example of an UL-centric subframe and alternative structures having similar features may exist without necessarily deviating from the aspects described herein.

In some circumstances, two or more subordinate entities (e.g., UEs) may communicate with each other using sidelink signals. Real-world applications of such sidelink communications may include public safety, proximity services, UE-to-network relaying, vehicle-to-vehicle (V2V) communications, Internet-of-Everything (IoE) communications, IoT communications, mission-critical mesh, and/or various other suitable applications. Generally, a sidelink signal may refer to a signal communicated from one subordinate entity (e.g., UE1) to another subordinate entity (e.g., UE2) without relaying that communication through the scheduling entity (e.g., UE or BS), even though the scheduling entity may be utilized for scheduling and/or control purposes. In some examples, the sidelink signals may be communicated using a licensed spectrum (unlike wireless local area networks (WLAN), which typically use an unlicensed spectrum).

A UE may operate in various radio resource configurations, including a configuration associated with transmitting pilots using a dedicated set of resources (e.g., a radio resource control (RRC) dedicated state, etc.) or a configuration associated with transmitting pilots using a common set of resources (e.g., an RRC common state, etc.). When operating in the RRC dedicated state, the UE may select a dedicated set of resources for transmitting a pilot signal to a network. When operating in the RRC common state, the UE may select a common set of resources for transmitting a pilot signal to the network. In either case, a pilot signal transmitted by the UE may be received by one or more network access devices, such as an AN, or a DU, or portions thereof. Each receiving network access device may be configured to receive and measure pilot signals transmitted on the common set of resources, and also receive and measure pilot signals transmitted on dedicated sets of resources allocated

to the UEs for which the network access device is a member of a monitoring set of network access devices for the UE. One or more of the receiving network access devices, or a CU to which receiving network access device(s) transmit the measurements of the pilot signals, may use the measurements to identify serving cells for the UEs, or to initiate a change of serving cell for one or more of the UEs.

Example Error Correction Coding

Many communications systems use error-correcting codes. Error correcting codes generally compensate for the intrinsic unreliability of information transfer (e.g., over the air medium) in these systems by introducing redundancy into the data stream. Low-density parity-check (LDPC) codes are one type of error correcting codes which use an iterative coding system. Gallager codes are an example of “regular” LDPC codes. Regular LDPC codes are linear block codes in which most of the elements of its parity check matrix H are ‘0’.

LDPC codes can be represented by bipartite graphs (often referred to as “Tanner graphs”). In a bipartite graph, a set of variable nodes corresponds to bits of a code word (e.g., information bits or systematic bits), and a set of check nodes correspond to a set of parity-check constraints that define the code. Edges in the graph connect variable nodes to check nodes. Thus, the nodes of the graph are separated into two distinctive sets and with edges connecting nodes of two different types, variable and check.

Graphs as used in LDPC coding may be characterized in a variety of manners. A lifted code is created by copying a bipartite base graph (G) (or a protograph), a number of times, Z . The number of times is referred to herein as the lifting, lifting size, or lifting size value. A variable node and a check node are considered “neighbors” if they are connected by an “edge” (i.e., the line connecting the variable node and the check node) in the graph. In addition, for each edge (e) of the bipartite base graph (G), a permutation (generally an integer value associated with the edge permutation that is represented by k and referred to as the lifting value) is applied to the Z copies of edge (e) to interconnect the Z copies of G . A bit sequence having a one-to-one association with the variable node sequence is a valid code word if and only if, for each check node, the bits associated with all neighboring variable nodes sum to 0 modulo 2 (i.e., they include an even number of 1’s). The resulting LDPC code may be quasi-cyclic (QC) if the permutations (liftings values) used are cyclic.

FIGS. 8-8A show graphical and matrix representations, respectively, of an example LDPC code, in accordance with certain aspects of the present disclosure. For example, FIG. 8 shows a bipartite graph **800** representing an example LDPC code. Bipartite graph **800** includes a set of five variable nodes **810** (represented by circles) connected to four check nodes **820** (represented by squares). Edges in bipartite graph **800** connect variable nodes **810** to check nodes **820** (the edges are represented by the lines connecting variable nodes **810** to check nodes **820**). Bipartite graph **800** consists of $|V|=5$ variable nodes and $|C|=4$ check nodes, connected by $|E|=12$ edges.

Bipartite graph **800** may be represented by a simplified adjacency matrix, which may also be known as a parity check matrix (PCM). FIG. 8A shows a matrix representation **800A** of bipartite graph **800**. Matrix representation **800A** includes a PCM H and a code word vector x , where x_1-x_5 represent bits of the code word x . H is used for determining whether a received signal was normally decoded. H has C

rows corresponding to j check nodes and V columns corresponding to i variable nodes (i.e., a demodulated symbol), where the rows represent the equations and the columns represents the bits of the code word. In FIG. 8A, matrix H has four rows and five columns corresponding to four check nodes and five variable nodes, respectively. If a j -th check node is connected to an i -th variable node by an edge (i.e., the two nodes are neighbors), then there is a 1 in the i -th column and in the j -th row of the parity check matrix H . That is, the intersection of an i -th row and a j -th column contains a “1” where an edge joins the corresponding vertices and a “0” where there is no edge. The code word vector x represents a valid code word if and only if $Hx=0$, for example, if for each constraint node, the bits neighboring the constraint, via their association with variable nodes, sum to 0 modulo 2 (i.e., they comprise an even number of 1’s). Thus, if the code word is received correctly, then $Hx=0 \pmod{2}$. When the product of a coded received signal and the PCM H becomes ‘0’, this signifies that no error has occurred.

The number of demodulated symbols or variable nodes is the LDPC code length. The number of non-zero elements in a row (column) is defined as the row (column) weight $d(c)d(v)$. The degree of a node refers to the number of edges connected to that node. For example, as shown in FIG. 8, the variable node **801** has three degrees of connectivity, with edges connected to check nodes **811**, **812**, and **813**. Variable node **802** has three degrees of connectivity, with edges connected to check nodes **811**, **813**, and **814**. Variable node **803** has two degrees of connectivity, with edges connected to check nodes **811** and **814**. Variable node **804** has two degrees of connectivity, with edges connected to check nodes **812** and **814**. And variable node **805** has two degrees of connectivity, with edges connected to check nodes **812** and **813**. This feature is illustrated in the matrix H shown in FIG. 8A where the number of edges incident to a variable node **810** is equal to the number of 1’s in the corresponding column and is called the variable node degree $d(v)$. Similarly, the number of edges connected with a check node **820** is equal to the number of ones in a corresponding row and is called the check node degree $d(c)$. For example, as shown in FIG. 8A, the first column in the matrix H corresponds to the variable node **801** and the corresponding entries in the column (1, 1, 1, 0) indicates the edge connections to the check nodes **811**, **812**, and **813**, while the 0 indicates that there is not an edge to check node **814**. The entries in the second, third, fourth, and fourth columns of H represent the edge connections of the variable nodes **802**, **803**, **804**, and **805**, respectively, to the check nodes.

A regular graph or a regular code is one for which all variable nodes have the same degree and all constraint nodes have the same degree. On the other hand, an irregular code has constraint nodes and/or variable nodes of differing degrees. For example, some variable nodes may be of degree 4, others of degree 3, and still others of degree 2.

“Lifting” enables LDPC codes to be implemented using parallel encoding and/or decoding implementations while also reducing the complexity typically associated with large LDPC codes. Lifting helps enable efficient parallelization of LDPC decoders while still having a relatively compact description. More specifically, lifting is a technique for generating a relatively large LDPC code from multiple copies of a smaller base code. For example, a lifted LDPC code may be generated by producing Z of parallel copies of the base graph (e.g., protograph) and then interconnecting the parallel copies through permutations of edge bundles of each copy of the base graph. The base graph defines the

(macro) structure of the code and consists of a number (K) of information bit columns and a number (N) of code bit columns. Lifting the base graph a number of liftings Z results in a final block length of KZ. Thus, a larger graph can be obtained by a “copy and permute” operation where multiple copies of the base graph are made and connected to form a single lifted graph. For the multiple copies, like edges are a set of copies of single base edge, are permuted and connected to form a connected graph Z times larger than the base graph.

FIG. 9 is a bipartite graph illustrating liftings of three copies of the bipartite graph 800 of FIG. 8. Three copies may be interconnected by permuting like edges among the copies. If the permutations are restricted to cyclic permutations, then the resulting bipartite graph 900 corresponds to a quasi-cyclic LDPC with lifting Z=3. The original graph 800 from which three copies were made is referred to herein as the base graph. To obtain graphs of different sizes, “copy and permute” operation can be applied to the base graph.

A corresponding PCM of the lifted graph can be constructed from the parity check matrix of the base graph by replacing each entry in the base parity check matrix with a ZxZ matrix. The “0” entries (those having no base edges) are replaced with the 0 matrix and the 1 entries (indicating a base edge) are replaced with a ZxZ permutation matrix. In the case of cyclic liftings, the permutations are cyclic permutations.

A cyclically lifted LDPC code can also be interpreted as a code over the ring of binary polynomials modulo x^z+1 . In this interpretation, a binary polynomial, $(x)=b_0+b_1x+b_2x^2+\dots+b_{z-1}x^{z-1}$ may be associated to each variable node in the base graph. The binary vector $(b_0, b_1, b_2, \dots, b_{z-1})$ corresponds to the bits associated to Z corresponding variable nodes in the lifted graph, that is, Z copies of a single base variable node. A cyclic permutation by k (referred to as a lifting value associated to the edges in the graph) of the binary vector is achieved by multiplying the corresponding binary polynomial by x^k where multiplication is taken modulo x^z+1 . A degree d parity check in the base graph can be interpreted as a linear constraint on the neighboring binary polynomials $B_1(x), \dots, B_d(x)$, written as $x^{k_1}B_1(x)+x^{k_2}B_2(x)+\dots+x^{k_d}B_d(x)=0$ or $x^{k_1}B_1(x)+x^{k_2}B_2(x)+\dots+x^{k_d}B_d(x)=0$, the values, k_1, \dots, k_d are the cyclic lifting values associated to the corresponding edges.

This resulting equation is equivalent to the Z parity checks in the cyclically lifted Tanner graph corresponding to the single associated parity check in the base graph. Thus, the parity check matrix for the lifted graph can be expressed using the matrix for the base graph in which 1 entries are replaced with monomials of the form x^k and 0 entries are lifted as 0, but now the 0 is interpreted as the 0 binary polynomial modulo x^z+1 . Such a matrix may be written by giving the value k in place of x^k . In this case the 0 polynomial is sometimes represented as “-1” and sometimes as another character in order to distinguish it from Typically, a square submatrix of the parity check matrix represents the parity bits of the code. The complementary columns correspond to information bits that, at the time of encoding, are set equal to the information bits to be encoded. The encoding may be achieved by solving for the variables in the aforementioned square submatrix in order to satisfy the parity check equations. The parity check matrix H may be partitioned into two parts M and N where M is the square portion. Thus, encoding reduces to solving $M_c=s=Nd$ where c and d comprise x. In the case of quasi-cyclic codes, or cyclically lifted codes, the above algebra can be interpreted as being over the ring of binary polynomials modulo x^z+1 . In the case

of the 802.11 LDPC codes, which are quasi-cyclic, the encoding submatrix M has an integer representation as shown in FIG. 10.

A received LDPC code word can be decoded to produce a reconstructed version of the original code word. In the absence of errors, or in the case of correctable errors, decoding can be used to recover the original data unit that was encoded. Redundant bits may be used by decoders to detect and correct bit errors. LDPC decoder(s) generally operate by iteratively performing local calculations and passing those results by exchanging messages within the bipartite graph along the edges, and updating these messages by performing computations at the nodes based on the incoming messages. These steps may be repeated several times. For example, each variable node 810 in the graph 800 may initially be provided with a “soft bit” (e.g., representing the received bit of the code word) that indicates an estimate of the associated bit’s value as determined by observations from the communications channel. Using these soft bits the LDPC decoders may update messages by iteratively reading them, or some portion thereof, from memory and writing an updated message, or some portion thereof, back to, memory. The update operations are typically based on the parity check constraints of the corresponding LDPC code. In implementations for lifted LDPC codes, messages on like edges are often processed in parallel.

LDPC codes designed for high speed applications often use quasi-cyclic constructions with large lifting factors and relatively small base graphs to support high parallelism in encoding and decoding operations. LDPC codes with higher code rates (e.g., the ratio of the message length to the codeword length) tend to have relatively fewer parity checks. If the number of base parity checks is smaller than the degree of a variable node (e.g., the number of edges connected to a variable node), then, in the base graph, that variable node is connected to at least one of the base parity checks by two or more edges (e.g., the variable node may have a “double edge”). If the number of base parity checks is smaller than the degree of a variable node (e.g., the number of edges connected to a variable node), then, in the base graph, that variable node is connected to at least one of the base parity checks by two or more edges. Having a base variable node and a base check node connected by two or more edges is generally undesirable for parallel hardware implementation purposes. For example, such double edges may result in multiple concurrent read and write operations to the same memory locations, which in turn may create data coherency problems. A double edge in a base LDPC code may trigger parallel reading of the same soft bit value memory location twice during a single parallel parity check update. Thus, additional circuitry is typically needed to combine the soft bit values that are written back to memory, so as to properly incorporate both updates. Eliminating double edges in the LDPC code helps to avoid this extra complexity.

LDPC code designs based on cyclic lifting can be interpreted, as codes over the ring of polynomials modulo may be binary polynomials modulo x^z-1 , where Z is the lifting size (e.g., the size of the cycle in the quasi-cyclic code). Thus encoding such codes can often be interpreted as an algebraic operation in this ring.

In the definition of standard irregular LDPC code ensembles (degree distributions) all edges in the Tanner graph representation may be statistically interchangeable. In other words, there exists a single statistical equivalence class of edges. A more detailed discussion of lifted LDPC codes may be found, for example, in the book titled, “Modern

Coding Theory,” published Mar. 17, 2008, by Tom Richardson and Ruediger Urbanke. For multi-edge LDPC codes, multiple equivalence classes of edges may be possible. While in the standard irregular LDPC ensemble definition, nodes in the graph (both variable and constraint) are specified by their degree, i.e., the number of edges they are connected to, in the multi-edge type setting an edge degree is a vector; it specifies the number of edges connected to the node from each edge equivalence class (type) independently. A multi-edge type ensemble is comprised of a finite number of edge types. The degree type of a constraint node is a vector of (non-negative) integers; the *i*-th entry of this vector records the number of sockets of the *i*-th type connected to such a node. This vector may be referred to as an edge degree. The degree type of a variable node has two parts although it can be viewed as a vector of (non-negative) integers. The first part relates to the received distribution and will be termed the received degree and the second part specifies the edge degree. The edge degree plays the same role as for constraint nodes. Edges are typed as they pair sockets of the same type. The constraint that sockets must pair with sockets of like type characterizes the multi-edge type concept. In a multi-edge type description, different node types can have different received distributions (e.g., the associated bits may go through different channels).

Puncturing is the act of removing bits from a codeword to yield a shorter codeword. Thus, punctured variable nodes correspond to codeword bits that are not actually transmitted. Puncturing a variable node in an LDPC code creates a shortened code (e.g. due to the removal of a bit), while also effectively removing a check node. Specifically, for a matrix representation of an LDPC, code, including bits to be punctured, where the variable node to be punctured has a degree of one (such a representation may be possible through row combining provided the code is proper), puncturing the variable node removes the associated bit from the code and effectively removes its single neighboring check node from the graph. As a result, the number of check nodes in the graph is reduced by one.

FIG. 11 is a simplified block diagram illustrating an encoder, in accordance with certain aspects of the present disclosure. FIG. 11 is a simplified block diagram 1100 illustrating a portion of radio frequency (RF) modem 1150 that may be configured to provide a signal including an encoded message for wireless transmission. In one example, convolutional encoder 1102 in a BS 110 (or a LTE 120 on the reverse path) receives message 1120 for transmission. Message 1120 may contain data and/or encoded voice or other content directed to the receiving device. Encoder 1102 encodes the message using a suitable modulation and coding scheme (MCS), typically selected based on a configuration defined by BS 110 or another network entity. Encoded bitstream 1122 produced by encoder 1102 may then be selectively punctured by puncturing module 1104, which may be a separate device or component, or which may be integrated with encoder 1102. Puncturing module 1104 may determine that bitstream 1122 should be punctured prior to transmission, or transmitted without puncturing. The decision to puncture bitstream 1122 is typically made based on network conditions, network configuration, RAN defined preferences and/or for other reasons. Bitstream 1122 may be punctured according to puncture pattern 1112 and used to encode message 1120. Puncturing module 1104 provides output 1124 to mapper 1106 that generates a sequence of Tx symbols 1126 that are modulated, amplified and otherwise processed by Tx chain 1108 to produce an RF signal 1128 for transmission through antenna 1110.

Output 1124 of puncturing module 1104 may be the unpunctured bitstream 1122 or a punctured version of the bitstream 1122, according to whether modem portion 1150 is configured to puncture the bitstream 1122. In one example, parity and/or other error correction bits may be punctured in output 1124 of encoder 1102 in order to transmit message 1120 within a limited bandwidth of the RF channel. In another example, the bitstream may be punctured to reduce the power needed to transmit message 1120, to avoid interference, or for other network-related reasons. These punctured code word bits are not transmitted.

The decoders and decoding algorithms used to decode LDPC codewords operate by exchanging messages within the graph along the edges and updating these messages by performing computations at the nodes based on the incoming messages. Each variable node in the graph is initially provided with a soft bit, termed a received value, that indicates an estimate of the associated bit's value as determined by observations from, for example, the communications channel. Ideally, the estimates for separate bits are statistically independent. This ideal may be violated in practice. A received word is comprised of a collection of received values.

FIG. 12 is a simplified block diagram illustrating a decoder, in accordance with certain aspects of the present disclosure. FIG. 12 is a simplified schematic 1200 illustrating a portion of a RF modem 1250 that may be configured to receive and decode a wirelessly transmitted signal including a punctured encoded message. The punctured code word bits may be treated as erased. For example, the log-likelihood ratios (LLRs) of the punctured nodes may be set to 0 at initialization. De-puncturing may also include deshorthening of shortened bits. These shortened bits are not included in a transmission and, at the receiver/decoder, shortened bits are treated as known bits. In various examples, modem 1250 receiving the signal may reside at the UE, at the BS, or at any other suitable apparatus or means for carrying out the described functions. Antenna 1202 provides an RE signal 1220 to a receiver. RF chain 1204 processes and demodulates RF signal 1220 and may provide a sequence of symbols 1222 to demapper 1226, which produces a bitstream 1224 representative of the encoded message.

Demapper 1206 may provide a depunctured bitstream 1224. In one example, demapper 1206 may include a depuncturing module that can be configured to insert null values at locations in the bitstream at which punctured bits were deleted by the transmitter. The depuncturing module may be used when the puncture pattern 1210 used to produce the punctured bitstream at the transmitter is known. Puncture pattern 1210 can be used to identify LLRs 1228 that may be ignored during decoding of bitstream 1224 by convolutional decoder 1208. The LLRs may be associated with a set of depunctured bit locations in the bitstream 1224. Accordingly, decoder 1208 may produce decoded message 1226 with reduced processing overhead by ignoring the identified LLRs 1228. The LDPC decoder may include a plurality of processing elements to perform the parity check or variable node operations in parallel. For example, when processing a code word with lifting size *Z*, the LDPC decoder may utilize a number (*Z*) of processing elements to perform parity check operations on all edges of a lifted graph, concurrently.

Processing efficiency of decoder 1208 may be improved by configuring decoder 1208 to ignore LLRs 1228 that correspond to punctured bits in a message transmitted in a punctured bitstream 1222. The punctured bitstream 1222 may have been punctured according to a puncturing scheme

that defines certain bits to be removed from an encoded message. In one example, certain parity or other error-correction bits may be removed. A puncturing pattern may be expressed in a puncturing matrix or table that identifies the location of bits to be punctured in each message. A puncturing scheme may be selected to reduce processing overhead used to decode the message **1226** while maintaining compliance with data rates on the communication channel and/or with transmission power limitations set by the network. A resultant punctured bitstream typically exhibits the error-correcting characteristics of a high rate error-correction code, but with less redundancy. Accordingly, puncturing may be effectively employed to reduce processing overhead at the decoder **1208** in the receiver when channel conditions produce a relatively high signal to noise ratio (SNR).

At the receiver, the same decoder used for decoding non-punctured bitstreams can typically be used for decoding punctured bitstreams, regardless of how many bits have been punctured. In conventional receivers, the LLR information is typically de-punctured before decoding is attempted by filling LLRs for punctured states or positions (de-punctured LLRs) with 0's. The decoder may disregard de-punctured LLRs that effectively carry no information based, at least in part, on which bits are punctured. The decoder may treat shortened bits as known bits (e.g., set to 0).

Example: Compactly Described Lifted Ldpc Code Features

Certain systems (e.g., 802.11n, 802.11ad, WiMAX, ATSC, etc.) may use a multi-edge (ME) type low-density parity-check (LDPC) code structure. Multi-edge type LDPC codes may have advantages over the standard irregular LDPC codes. The ME framework may provide a framework for design of high-performance LDPC codes by using state nodes. The multi-edge type LDPC code structure may provide many more degrees of freedom than the standard irregular LDPC codes, which can be exploited to design codes with excellent performance, low encoding/decoding complexity, and/or other desirable properties. ME codes may have an accumulate chain of degree 2 parity-bits which make the code systematic and, thus, easy to encode.

ME type LDPC codes may appear in the form of protograph based LDPC codes, in which the ME type LDPC codes are formed from a base parity-check matrix (PCM). As described above, the protograph and PCMs are used to represent an (n,k) LDPC codes. The PCM defines the base structure or the edge-types in the code.

As described above, LDPC codes can be lifted by taking Z (size of the lift) copies of the base PCM and assigning random permutations (according to integer lifting values k) to each edge bundle to interconnect the Z copies and obtain the final PCM. The final PCM has a blocklength Z times the size of the base PCM. Typically, the permutation used is a cyclic permutation (e.g., using circulant matrices to obtain the final PCM). The final PCM can be represented by replacing the non-zero entries in the base PCM by integers up to the size Z-1. The integer represents the cyclic shift (by that integer value) associated to the lifted bundle of edges in the lifted code structure.

In some cases, a range of blocklengths may be transmitted. In this case, different values of Z can be used for the same base graph to achieve different blocklengths (since the blocklength is equal to Z times the length of the base PCM).

To obtain different code rates, different PCMs and/or different permutation (lifting values) can be used, for example, for a same lifting size Z.

As an example, in the 802.11n standard the base PCM has codeblock length equal to 24 and the lifting sizes are given by Z=27, 54, 81. This gives codeblock lengths of 648, 1296 and 1944, respectively (e.g., by multiplying 24*27, 24*54, and 24*81, respectively). In the example of the 802.11n standard approach, a unique PCM is defined for each code rate and each blocklength. In 802.11n, there are four code rate points, thus, the number of defined PCMs is twelve (e.g., one PCM for each combination of the 4 code rates*3 codeblock lengths).

In this case, when the number of blocklengths and code rate is large (e.g., as typically is the case in long term evolution (LTE)), describing (e.g., defining/generating/determining/storing) a different PCM for each pair of code rate and blocklength can lead to a large microcode to describe the PCMs (e.g., a large number of bits needed to store the different PCMs).

Accordingly, techniques for a compact description of PCMs for large numbers of blocklengths and code rates, while maintaining high performance, are desirable.

A technique for generating lifted LDPC codes (e.g., lifted ME LDPC codes) is provided herein, which lends itself to a compact description and provides finely granular blocklength scaling.

FIG. 13 illustrates example operations **1300** for wireless communication, in accordance with certain aspects of the present disclosure. Operations **1300** may be performed, for example, by a transmitting device (e.g., UE **120** or BS **110**). Operations **1300** begin, at **1302**, by selecting a lifting size value Z (e.g., leader) and a first set of lifting values for generating a first lifted LDPC code (e.g., a multi-edge LDPC code). The lifting size value may be selected to achieve a target blocklength or range of blocklengths. At **1304**, the transmitting device generates the first lifted LDPC code by applying the first set of lifting values to interconnect edges in Z copies of a base PCM having a first number of base variable nodes and a second number of base check nodes to obtain a first lifted PCM corresponding to the first lifted LDPC code (an edge is a connection between a variable node and a check node). At **1306**, the transmitting device determines a second set of lifting values for generating a second lifted PCM corresponding to a second lifted LDPC code for a second lifting size value based on the first lifted PCM and the first set of lifting values. At **1308**, the transmitting device encodes a set of information bits based on at least one of: the first lifted LDPC code or the second lifted LDPC code to produce a code word. At **1310**, the transmitting device transmits the code word via a wireless medium.

According to certain aspects, the matrix for the different lifting size value in the group is generated based on the base matrix by performing an operation involving the different lifting size value and an integer value associated with an edge in the base matrix (e.g., associated with a permutation of an entry in the base matrix), such as a modulo operations or a floor operation.

According to certain aspects, a plurality of lifting size values (e.g., leaders) can be selected (e.g., families of a same code rate). A PCM can be generated for each of the selected lifting size values and members in the associated groups (e.g., families or equivalent classes) can be generated based on the PCM for their respective leader. In aspects, the transmitting device can store only the generated matrices

(e.g., PCMs) that are based on the maximum lifting values (from which the PCMs for the other members in the family can be generated).

Lifted LDPC codes can be described by assigning to each edge of the PCM a number (e.g., an integer) which may be less than the size of the lifting Z . That entry can be replaced with a circulant matrix obtained by cyclically shifting (e.g., to the right), the identity matrix of size $Z \times Z$, by that number. Thus, PCMs can be given by a matrix of the size of the base PCM with integer entries corresponding to the cyclic liftings.

According to certain aspects, a set of lifts can be defined as $\{a_1, a_2, \dots, a_k\} \times 2^l$, $0 \leq l \leq m$, where k is number of families or equivalent classes (e.g., associated with a same code rate), a_j is family leader (e.g., a positive integer), and m is a maximum power of 2 (e.g., the number of members in each family or granularity of blocklengths that can be obtained). The smallest power of 2 may be 0, and the largest power of 2, m , may be a large number (e.g., 10) depending on the maximum desired blocklength.

Each family $j \in [1:k]$ can be described (e.g., generated) by its leader a_j and its power of 2 up to the maximum power m . In this case, there are $(m+1)k$ lifting values. As an example, for four families or equivalent classes ($k=4$), a maximum power of 2 of six ($m=6$) can be used, where the leaders of the four families can be 16 ($a_1=16$), 20 ($a_2=20$), 24 ($a_3=24$), and 28 ($a_4=28$). In this the example, the lifting values of the four families can be defined (e.g., generated) based on power of 2 of the leader up to maximum power m (6 in this example). Thus, the possible values of the lifts for the four families in this example can be given as:

$$\begin{aligned} Z &= 16 \times \{1, 2, 2^2, 2^3, 2^4, 2^5, 2^6\} \\ Z &= 20 \times \{1, 2, 2^2, 2^3, 2^4, 2^5, 2^6\} \\ Z &= 24 \times \{1, 2, 2^2, 2^3, 2^4, 2^5, 2^6\} \\ Z &= 28 \times \{1, 2, 2^2, 2^3, 2^4, 2^5, 2^6\} \end{aligned}$$

corresponding, respectively, to:

$$\begin{aligned} Z &= 16, 32, 64, 128, 256, 512, 1024 \\ Z &= 20, 40, 80, 160, 320, 640, 1280 \\ Z &= 24, 48, 96, 192, 384, 768, 1536 \\ Z &= 28, 56, 112, 224, 448, 896, 1792 \end{aligned}$$

If independent lift values are used for each lift (e.g., blocklength), then $(m+1)k$ PCMs (e.g., one PCM for each lifting value) are defined for each code rate point. In the example described above, for the four families and maximum power of 6, 28 PCMs (e.g., $(6+1) \times 4 = 28$) are defined.

According to certain aspects, instead of defining (e.g., obtaining/generating/determining/storing) a PCM for each lifting value, a single PCM can be used for each family, for example, only the PCM corresponding to the largest lifting in the family (e.g., the leader times the maximum power of 2). For a family j , the PCM can be generated for the largest lifting value $a_j 2^m$. The other lifting size values in the family include the leader multiplied by the other powers of 2. PCMs for the other members of the family can be obtained based on the PCM for the largest lifting. For example, edges in the PCM for the leader can be associated with a set of lifting

values. PCM for the other members in the family of codes can be obtained by performing an operation involving the PCM for the largest lifting size value (e.g., based on the lifting values) and the desired lift size (e.g., the lift size of that family member). The operations may include a modulo with respect to the desired lift size, a floor operation, or other operation. For example, if an edge has a value s (e.g., an integer value) in the PCM (e.g., for the largest lifting size value) of the family j , then the corresponding integer value in the PCM for the desired lifting size value l , $l < m$, can be given by $s \bmod a_j 2^l$. In the example of the floor operation, the corresponding integer value may be found by $\text{floor}(s * (\text{desired lifting size value}) / (\text{maximum lifting size value}))$:

$$\text{floor}(x) = \left\lfloor s * \frac{l}{\text{max lift}} \right\rfloor$$

For each code rate, a PCM can be described for each family which corresponds to the PCM of the largest lift size in that family. Thus, for each code rate point, there are as many PCMs as there are families.

In the example described above, for each code rate, four PCMs may be used—one PCM for each of the maximum lifting size value of the four families 1024, 1280, 1536, and 1792, respectively. That is, the PCM described for each family is for the largest lift size. In the case of the family with the leader of 16, an edge in the base graph (e.g., the PCM for the largest lifting size value in the family of 16 is $16 * 2^6 = 1024$) may be associated with an integer lifting value s of 678 (“ s ” is the value of the integer which represents the cyclic lift for that particular edge.) Values associated to all edges in the base PCM may be less than the maximum lifting size (1024 in this example). To obtain the integer value corresponding to the same edge in the graph for a different lifting size in the family, the operation $s \bmod Z$ (e.g., when $Z=128$ the operation is $678 \bmod 128=38$) can be performed to generate the lifting values for the PCM for that member of the family. Thus, when lifting with the lifting size value $Z=128$, for that edge, a circulant matrix of size 128×128 may be used, for example, which is the identity matrix (of size 128×128) shifted to the right by 38. Although in this example, a modulo operation is used, in other embodiments, as discussed above, a different operation may be used (e.g., a floor operation or other operation).

LDPC codes are often designed so that the decoding graph has few small loops, for example, due to the nature of the iterative decoders whose performance degrades in the presence of small loops. A loop (or cycle) is defined as a closed path with no repeated nodes. This implies it has an even length. Liftings can be chosen to achieve loop properties in the graph. Accordingly, it is desirable to have a scheme for generating LDPC codes for multiple liftings that all have good loop properties (e.g., few, or no, small loops). Decoding LDPC codes to find the most likely original message involves passing probability messages around the graph of an LDPC code. The decoding is usually quickly computed if the graph contains no loops. Unfortunately, strong LDPCs use loops in their graphs. As a result, the LDPC algorithm is iterated repeatedly until it is told to stop or it converges to a solution. The reason is that in a short loop the value of an incorrect bit will propagate back around to itself, effectively reinforcing its belief and resisting efforts of the LDPC algorithm to correct it. However, this effect is diluted with longer loops, and does not affect the decoder’s performance as much.

Taking the modulo with respect to any arbitrary lift size (e.g., a lift size that does not belong to the family) could lead to generating a PCM that has bad loops/sets, which can lead to error-floors and degradation in performance.

Each family j may be designed (e.g., optimized) such that taking the modulo within a family does not cause, or minimizes, the formation of bad loops. For example, the PCM for the lift size a_j can be selected (e.g., designed) such that the formation of bad loops is minimized or avoided. The lift of size a_j can be obtained by considering the PCM obtained in the first step and then further lifted by 2 so that the number of bad loops in the second step are minimized. This continues until the PCM for the largest lift size in the family is generated. Thus, generating a family involves describing the PCM corresponding to the largest lift size in the family by multiplying its leader and its power of 2 up to a maximum number. Next, the lifting values for the remaining liftings in the family are obtained using a modulo operation.

According to certain aspects, for each code rate point, the PCM may be extended for an incremental redundancy (IR) hybrid automatic repeat request (HARQ) scheme. For each code rate point (e.g., the first transmission), the extended (IR HARQ) PCM can be described (e.g., generated) for each family corresponding to the largest lift size.

Example: Independent Clustering Scheme for Efficiently Lifting LDPC Codes

In a wireless communication system (e.g., wireless communications system 100), a set of error correcting codes (e.g., LDPC codes) may be used, for example, for various ranges of blocklengths and/or code rates to be used. To increase efficiency in terms of implementation and compactness of description, it is desirable that the set of codes are related.

As described above with respect to FIG. 9, a base graph or parity check matrix (PCM) (having K information bits-columns and N total transmitted bit-columns) can be copied, and random permutations to each edge bundle to interconnect the copies, to provide a lifted LDPC code. Practical codes use cyclic permutations or circulant permutation matrices to interconnect the copies of the lifted base graph, resulting in quasi-cyclic codes, which may be easier to implement in hardware. In an example, for a lifting value Z , each edge in the base PCM is associated with an integer lifting value k in the range $[0, Z-1]$. The associated integer represents the cyclic shift of the identity matrix by that integer. A table may be used for the base PCM showing entries for the bit columns and check nodes. Each entry corresponds to the circulant matrix that is the identity matrix cyclically shifted by the integer value associated with an edge between a variable node and a check node. The entry ‘.’ may be used when there is no edge present between a base variable node and a base check node.

When the base graph is reused without alteration the code rate (given by K/N) is same for all liftings Z (corresponding to the number of liftings or copies of the base graph). Using different lifting values can provide a set of codes (e.g., a code family) to achieve a range of block lengths (given by KZ). Thus, using different lifting values for the unaltered base graph can achieve a set of codes with a similar code rate but for different block lengths. For different codes rates, different base graphs may be used.

To generate/describe a set of codes (e.g., code family) for a range of code rates and/or block lengths, one way to design the code family is to design a different base PCM for each

code rate and each lift value. For example, in 802.11n there are four code rates ($1/2, 2/3, 3/4, 5/6$) and three blocklengths (648, 1296, 1944) corresponding to the lift values of (27, 54, 81). There is a unique base PCM of size 24 bit-columns for each “tuple” (i.e., each pair of code rate and lift value) resulting in twelve base PCMs (e.g., for the combinations of code rate and lift value: ($1/2, 27$), ($1/2, 54$), ($1/2, 81$), . . . ($5/6, 81$)). Thus, for large Z , the set of liftings Z and lifting values k can lead to a large description complexity.

Techniques for efficiently describing/generating the set of liftings are desirable. A set of liftings for a single parity matrix may be efficiently described as an increasing series of liftings that are closely spaced to each other in value. This allows liftings to be specified in a narrow range with a common set of bits, allowing for a compact description and good performance.

In an example, a transmitter/encoder device (e.g., such as a BS 110 or a UE 120) determines a base matrix that is associated with a cluster of lifting size values. The transmitting device selects a lifting size value, Z , for generating a lifted LDPC code by permutations of edges in the base matrix. The lifting size values in the cluster of lifting size values are within a defined range of each other. The transmitting device generates a lifted matrix based on the base matrix and/or the selected lifting size value. The transmitting device uses the generated lifted matrix to generate the lifted LDPC code, encodes a set of information bits based on the lifted LDPC code to produce a code word, and transmits the code word over a wireless medium.

According to aspects of the present disclosure, a set of liftings Z for a single base graph or PCM, to obtain a family of LDPC codes can be described (e.g., determined/generated) using lifting values that are close to each other in value for a compact description.

The family of LDPC codes can be obtained using a base graph together with an increasing series of liftings with lifting values Z_1, Z_2, \dots, Z_n which may be referred to herein as a “tower” of liftings. A cluster includes members which are within a defined range of each other. For example, members of a cluster may be within a certain ratio of each other. In some cases, the values of the members of the cluster may be within a ratio of two of each other.

One example of a cluster is the set of lifting values $\{4, 5, 6, 7\}$ having a maximum ratio of $7/4$. A tower can be obtained by applying an exponential power to an integer, such as a power of 2. Thus, a tower of clustered liftings may consist of the integers $2^j\{4, 5, 6, 7\}$ for $j=1, \dots, 7$. This gives an approximately exponentially spaced set of 28 values for Z . Put another way, this gives the tower $Z_1, Z_2, \dots, Z_{28}=8 (2^1*4), 10, 12, 14, \dots, 896 (2^7*7)$. For a fixed j the four lifting values are within a factor of $7/4$ of each other and may form a cluster of lifting values. For $j=1, \dots, 7$, a tower of clustered liftings may be represented as $2^j\{4, 5, 6, 7\}$. While the present example includes a set of lifts within a factor of 2 as clustered, other factors, (e.g., 3, 4 . . . , etc.) may be used. These factors need not be consecutive, but should be numerically within a defined range of each other.

According to certain aspects, for any lifting size Z in the set of clustered liftings, the associated integer lifting values k for the edge permutations may be used for any of the other liftings in the set of clustered liftings. For example, lifting values may be designed for $Z=2^j4$ that are also good for $2^j\{5, 6, 7\}$. Thus, describing (e.g., determining/generating/indicating/storing) a family of LDPC codes may be performed by identifying sets of clustered lift values (associated to edges in a base graph) that are close to each other, such as within a factor (e.g., a factor 2 or 3) of each other. In the

example above, this corresponds to identifying the set of lifting values $\{4, 5, 6, 7\}$ and the other sets in the tower of liftings, $\{16, 20, 24, 28\}$, $\{32, 40, 48, 56\}$, . . . $\{512, 640, 768, 896\}$, which are within a factor of 2 of each other. For each clustered set of liftings, the base PCM for the smallest lift value in the cluster (e.g., $Z=8$) may be optimized. That optimized base PCM may be used for the other lift values in that cluster (e.g., $Z=10, Z=12, 14$). Similarly, the optimized base PCM can be determined for the other sets of clustered liftings.

Thus, liftings within a defined range of each can be specified (e.g., stored/indicated) other with a common set of bits. For example, $j+2$ bits per lifting value may be used to specify all lifts for the four stated liftings in the cluster $2^j \{4, 5, 6, 7\}$.

These liftings may be further improved by having additional bits. For example, using $j+3$ bit to represent the lifting values k on an edge and defining the lifting by taking the $j+3$ bit value modulo Z for Z in $2^j \{4, 5, 6, 7\}$ results in a lifting for $Z=2^j \cdot 4$ given by the $j+2$ lower order bits and the higher order bit affects only the other 3 liftings. Higher order bits can similarly be used. The example presents a range of liftings within a factor of 2 of each other and all are specified using a $j+2$ (or slightly larger) bits. However, other factors may be used, so long as the factors are numerically within a defined range of each other.

Generally, optimization of lifts and graphs targets reducing the number of small loops in the Tanner graph of the LDPC code. A loop in the lifted Tanner graph corresponds with a loop in the base graph by projecting the loop onto the base graph. Additional optimizations may take into account the degrees of nodes in the loops. In the case of matched lifted graphs (e.g., cyclically lifted graphs) a loop in the base graph is also a loop in the lifted Tanner graph precisely when the lifting values traversed in the loop reduce to the identity permutation.

According to certain aspects, using $j+3$ bit to represent the lifting and defining the lifting by taking the $j+3$ bit value modulo Z for Z in $2^j \{4, 5, 6, 7\}$ results in a lifting for $Z=2^j \cdot 4$ given by the $j+2$ lower order bits and the higher order bit affects only the other 3 liftings.

For the optimization of the base graph for a set of clustered liftings, liftings values may be selected within a range $[0, (2^j \cdot 4) - 1]$. In other words, the lifting values may be selected from a range that is smaller than the smallest lifting size in the set of clustered liftings. Thus, in example described herein, for the tower of clustered liftings for $j=1$, the lifting size values may be selected from the range $[0:7]$.

For cyclically lifted graphs, each edge in the base graph has an associated integer as a lifting value. The value is taken positively when the edge is traversed in the variable-to-check direction and negatively in the check-to-variable direction. Given a loop in the base graph and a lifting size Z , the base loop will also be a lifted loop if the loop sum of the corresponding integers is 0 or has Z as a factor. Thus, when choosing integer value in the range $[0, 2^j \cdot 4]$ for the lifting values, the goal for $Z=2^j \cdot 4$ is to avoid summing to 0 or to having a factor of $2^j \cdot 4$ in the loop sum. For small loops, the sum generally will not be large, so in general, there are more such loops with a sum of magnitude $2^j \cdot 4$ than those with a sum of magnitude $2 \cdot 2^j \cdot 4$ or $3 \cdot 2^j \cdot 4$. Similarly, on average, sums of magnitude $2^j \cdot \{5, 6, 7\}$ and its multiples are less frequent. Thus, the small loop avoidance design problem is similar for these closely related values, where lift values in the range $[0:2^j \cdot 4]$ uses more than half the range available for $Z=2^j \cdot \{5, 6, 7\}$. For a much larger Z , the used portion would be smaller and there may be a bigger gap

between the best performance available for the large Z and that achievable by restricting liftings to a smaller Z . Thus, applying this approach over a relatively small range of Z values (e.g., within a factor of 2) is prudent. Hence, it is possible to find lift values that give good performance for four values simultaneously.

By utilizing a range of liftings which are numerically within a defined range along with an independent set of bits for each j with $j=1, \dots, 7$ the number of bits required is $3+4+5+6+7+8+9=42$ bits per edge to specify all of the liftings. By creating dependencies between different values of j this requirement may be further reduced. Additionally, often a structured LDPC graph will have special edges whose lifting values may be determined directly. For example, the edges connecting degree one variable nodes may always have lifting value 0. Edges on accumulate chains in encoding structures are also often set to 0. Such fixed lifting structure may not vary as the liftings vary and may be referred to as having a special invariant structure. The lifting values for such edges can be more compactly represented. However, the number of edges having such a special invariant structure is a small portion of the total number of edges in the graph and does not significantly detract from the benefits of the above method for those edges that do not have a special invariant structure.

Example: Nested Scheme for Efficiently Lifting LDPC Codes

As described above, liftings in a clustered set of liftings (e.g., a "tower" of liftings) can use the same lifting values (integers associated with the edge permutations) and, thus, the number of bits used to specify all of the liftings and lifting values may be reduced. This size reduction may allow for a reduced amount of memory for storing descriptions of all of the LDPC codes.

According to aspects of the present disclosure, a nested scheme for efficiently lifting LDPC codes may be used that further reduced the number of bits per edge in the base PCM.

As all liftings, even for different j values (e.g., liftings in different clustered sets), are based on the same base graph, the structures found to work for a small j value (i.e., for liftings in the corresponding set of clustered liftings) may be scaled and reused for larger j values (i.e., for larger liftings in another set). For example, a structure optimized for a smaller j may be retained and scaled for a larger j in order to reuse optimized bits found for the smaller j .

In one example, a transmitter/encoder device (e.g., such as a BS 110 or a UE 120) determines a base matrix that is associated with a cluster of lifting size values. The transmitting device selects a first lifting size value from the cluster of lifting size values for generating a lifted LDPC code by permutations of edges in the base matrix. The lifting size values in the cluster of lifting size values are within a defined range of each other. The transmitting device generates a first lifted matrix based on the base matrix and/or selected first lifting size value and selects a set of bits associated with the selected first lifting size value. The transmitting device selects a selecting a second lifting size value from the cluster of lifting size values and generates a second lifted matrix based on the base matrix, second selected lifting size value, and the set of bits. The transmitting device uses the generated second lifted matrix to generate the lifted LDPC code, encodes a set of information bits based on the lifted LDPC code to produce a code word, and transmits the code word.

In the example described above, for $j=1$, the set of clustered liftings is $Z=\{8, 10, 12, 14\}$ may be designed using lifting values in the range $[0, 1, 2, \dots, 7]$. According to certain aspects, the liftings values selected for the $j=1$ graph can be multiplied by 2 and used for the $j=2$ graph, where the set of clustered liftings is $Z=\{16, 20, 24, 28\}$. In this case, the larger lifted graph (for $j=2$) inherits and improves on the loop structure of the smaller graph as the larger graph for lifting $2Z$ consists of two parallel copies of the original smaller graph with lifting Z . Because the smaller graph is designed to avoid loops summing to a factor of Z , it also avoids loops summing to factors of $2Z$. $j=1$ and $j=2$ are merely exemplary. In aspects, the lifting values for any set of clustered liftings may be used for another set of larger clustered liftings, and the lifting values can be multiplied by the factor of the difference in the liftings sizes of the two sets of liftings.

Further optimization of the larger graph could be achieved by altering the lowest order bit in the liftings. For example, after multiplication by 2 all liftings would have their lowest order bit set to 0. More generally, to achieve the best possible performance, more than just the lowest order bit may be altered. For example, two or three least significant bits may be altered. Generally, optimizing the three least significant bits results in nearly optimal performance. This preserves the large scale properties of the liftings (the most significant) bits, scaled up accordingly (by multiplying by 2) and then refines the details (the lower order bits) to find an optimal solution for the base graph for the next set of clustered liftings.

In one example, the three lowest order bits may be re-optimized. For the set of clustered liftings $j=1$, a 3-bit optimized lift per edge may be obtained. If the lifting values for an edge in the base graph (e.g., for the smallest lifting in the set $j=1$) are a, y , and z (i.e., 3 bits) in base 2 (i.e., where each of a, y , and z is an integer values of 0 or 1), then for the base graph for the set of clustered liftings $j=2$, the same edge will have lifting values of a, b, w, x , (i.e., 4 bits with one bit copied from the $j=1$ family) and in the base graph for the set of clustered liftings $j=3$, the edge will have lifting values a, b, c, u, v , (5 bits with 2 bits copied from the $j=2$ family) etc. Thus, the base graph for the set of clustered liftings $j=7$, the edge will have lifting value $a, b, c, d, e, f, g, r, s$ (i.e., 9 bits with 7 bits copied from the $j=6$ family) and the bits a, b, c, d, e, f, g are reused for smaller set of clustered liftings j while the bits r and s are unique to $j=7$. The base graph for the set of clustered liftings uses j common bits and 2 unique bits. Thus, for all of the families $j=1 \dots 7$, there is a total of seven common bits and fourteen unique bits (i.e., 2 unique bits for each j), for a total of 21 bits to describe all seven code families. This is referred to as a "nested" scheme for describing the families of LDPC codes. If only the two lowest order bits were re-optimized then only 14 bits total would be needed. In some examples, most significant bits (MSBs) or any subset of consecutive bits can be used as common bits, rather than the LSBs. Both cases offer a substantial improvement on the 42-bit independent case.

As discussed above, certain structured LDPC graph may have a special invariant structure, for example, some special edges may have liftings that are invariant. For example, the 802.11 encoding structure, uses liftings of values 0 and 1. If this structure is retained, the structure is consistent with the above optimization of lower order bits only when at least two of the lower order bits are optimized. This is because $2 \times 1 = 2$; so if only the lowest order bit is optimized, the value 1 cannot be reached as only 2 and 3 are possible values. In this case, it may be preferable to retain the lifting value of

1. A similar technique can be used in which the low order bits are retained across different j and the higher order bits are re-optimized. In general, some bits from a smaller j may be reused to define values for the larger j while leaving enough bits for optimization so as to achieve good performance.

CONCLUSION

The encoding techniques described herein for high performance, flexible, and compact LDPC codes may lead to improved processor performance. For example, the techniques may allow for a processor to efficiently encode information of various blocklengths and code rates using good codes (e.g., having few loops). For example, a device, such as a processing system in BS 110 or UE 120 shown in FIG. 1, may encode and/or decode code words according to aspects of the present disclosure more quickly or more efficiently (e.g., consuming less power) than a device encoding and/or decoding code words according to previously known aspects.

The methods disclosed herein comprise one or more steps or actions for achieving the described method. The method steps and/or actions may be interchanged with one another without departing from the scope of the claims. In other words, unless a specific order of steps or actions is specified, the order and/or use of specific steps and/or actions may be modified without departing from the scope of the claims.

As used herein, a phrase referring to "at least one of" a list of items refers to any combination of those items, including single members. As an example, "at least one of: a, b , or c " is intended to cover $a, b, c, a-b, a-c, b-c$, and $a-b-c$, as well as any combination with multiples of the same element (e.g., $a-a, a-a-a, a-a-b, a-a-c, a-b-b, a-c-c, b-b, b-b-b, b-b-c, c-c$, and $c-c-c$ or any other ordering of a, b , and c).

As used herein, the term "determining" encompasses a wide variety of actions. For example, "determining" may include calculating, computing, processing, deriving, investigating, looking up (e.g., looking up in a table, a database or another data structure), ascertaining and the like. Also, "determining" may include receiving (e.g., receiving information), accessing (e.g., accessing data in a memory) and the like. Also, "determining" may include resolving, selecting, choosing, establishing and the like.

In some cases, rather than actually transmitting a frame, a device may have an interface to output a frame for transmission. For example, a processor may output a frame, via a bus interface, to an RF front end for transmission. Similarly, rather than actually receiving a frame, a device may have an interface to obtain a frame received from another device. For example, a processor may obtain (or receive) a frame, via a bus interface, from an RF front end for transmission.

The various operations of methods described above may be performed by any suitable means capable of performing the corresponding functions. The means may include various hardware and/or software component(s) and/or module(s), including, but not limited to a circuit, an application specific integrated circuit (ASIC), or processor. Generally, where there are operations illustrated in figures, those operations may have corresponding counterpart means-plus-function components with similar numbering.

For example, means for encoding, means for determining, means for selecting, and/or means for generating may include one or more processors, such as the TX MIMO processor 430, Transmit processor 420, and/or the Controller/Processor 440 of the BS 110 illustrated in FIG. 4; the TX

MIMO processor **466**, Transmit Processor **464**, and/or the Controller/Processor **480** of the UE **120** illustrated in FIG. **4**; and/or the encoder **1102** of the encoder **1100** illustrated in FIG. **11**. Means for puncturing may comprise a processing system, which may include one or more of processors of FIG. **4**, and/or the puncturing module **1104** of the encoder **1100** illustrated in FIG. **11**. Means for transmitting comprises a transmitter, which may include the Transmit processor **420**, TX MIMO processor **430**, modulator(s) **432a-432t**, and/or the antenna(s) **434a-434t** of the BS **110** illustrated in FIG. **4**; the Transmit processor **464**, TX MIMO Processor **466**, modulator(s) **454a-454r**, and/or antenna(s) **452a-452r** of the UE **120** illustrated in FIG. **4**; and/or the TX chain **1108** and antenna **1110** of the encoder **1100** illustrated in FIG. **11**.

The various illustrative logical blocks, modules and circuits described in connection with the present disclosure may be implemented or performed with a general purpose processor, a digital signal processor (DSP), an application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic device (PLD), discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general-purpose processor may be a microprocessor, but in the alternative, the processor may be any commercially available processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.

If implemented in hardware, an example hardware configuration may comprise a processing system in a wireless node. The processing system may be implemented with a bus architecture. The bus may include any number of interconnecting buses and bridges depending on the specific application of the processing system and the overall design constraints. The bus may link together various circuits including a processor, machine-readable media, and a bus interface. The bus interface may be used to connect a network adapter, among other things, to the processing system via the bus. The network adapter may be used to implement the signal processing functions of the PHY layer. In the case of a wireless node (see FIG. **1**), a user interface (e.g., keypad, display, mouse, joystick, etc.) may also be connected to the bus. The bus may also link various other circuits such as timing sources, peripherals, voltage regulators, power management circuits, and the like, which are well known in the art, and therefore, will not be described any further. The processor may be implemented with one or more general-purpose and/or special-purpose processors. Examples include microprocessors, microcontrollers, DSP processors, and other circuitry that can execute software. Those skilled in the art will recognize how best to implement the described functionality for the processing system depending on the particular application and the overall design constraints imposed on the overall system.

If implemented in software, the functions may be stored or transmitted over as one or more instructions or code on a computer-readable medium. Software shall be construed broadly to mean instructions, data, or any combination thereof, whether referred to as software, firmware, middleware, microcode, hardware description language, or otherwise. Computer-readable media include both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. The processor may be responsible for

managing the bus and general processing, including the execution of software modules stored on the machine-readable storage media. A computer-readable storage medium may be coupled to a processor such that the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. By way of example, the machine-readable media may include a transmission line, a carrier wave modulated by data, and/or a computer readable storage medium with instructions stored thereon separate from the wireless node, all of which may be accessed by the processor through the bus interface. Alternatively, or in addition, the machine-readable media, or any portion thereof, may be integrated into the processor, such as the case may be with cache and/or general register files. Examples of machine-readable storage media may include, by way of example, RAM (Random Access Memory), flash memory, ROM (Read Only Memory), PROM (Programmable Read-Only Memory), EPROM (Erasable Programmable Read-Only Memory), EEPROM (Electrically Erasable Programmable Read-Only Memory), registers, magnetic disks, optical disks, hard drives, or any other suitable storage medium, or any combination thereof. The machine-readable media may be embodied in a computer-program product.

A software module may comprise a single instruction, or many instructions, and may be distributed over several different code segments, among different programs, and across multiple storage media. The computer-readable media may comprise a number of software modules. The software modules include instructions that, when executed by an apparatus such as a processor, cause the processing system to perform various functions. The software modules may include a transmission module and a receiving module. Each software module may reside in a single storage device or be distributed across multiple storage devices. By way of example, a software module may be loaded into RAM from a hard drive when a triggering event occurs. During execution of the software module, the processor may load some of the instructions into cache to increase access speed. One or more cache lines may then be loaded into a general register file for execution by the processor. When referring to the functionality of a software module below, it will be understood that such functionality is implemented by the processor when executing instructions from that software module.

Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared (IR), radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, include compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk, and Blu-ray® disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Thus, in some aspects computer-readable media may comprise non-transitory computer-readable media (e.g., tangible media). In addition, for other aspects computer-readable media may comprise transitory computer-readable media (e.g., a signal). Combinations of the above should also be included within the scope of computer-readable media.

Thus, certain aspects may comprise a computer program product for performing the operations presented herein. For example, such a computer program product may comprise a

33

computer-readable medium having instructions stored (and/or encoded) thereon, the instructions being executable by one or more processors to perform the operations described herein.

Further, it should be appreciated that modules and/or other appropriate means for performing the methods and techniques described herein can be downloaded and/or otherwise obtained by a wireless node and/or base station as applicable. For example, such a device can be coupled to a server to facilitate the transfer of means for performing the methods described herein. Alternatively, various methods described herein can be provided via storage means (e.g., RAM, ROM, a physical storage medium such as a compact disc (CD) or floppy disk, etc.), such that a wireless node and/or base station can obtain the various methods upon coupling or providing the storage means to the device. Moreover, any other suitable technique for providing the methods and techniques described herein to a device can be utilized.

It is to be understood that the claims are not limited to the precise configuration and components illustrated above. Various modifications, changes and variations may be made in the arrangement, operation and details of the methods and apparatus described above without departing from the scope of the claims.

What is claimed is:

1. A method for wireless communications, comprising:
 - obtaining a set of information bits;
 - generating a lifted low density parity check (LDPC) code, the generating including:
 - determining a lifting size value from a tower of lifting size values, the tower of lifting size values comprising products of a plurality of powers of an integer and a plurality of different lifting size values;
 - determining a set of cyclic lifting values; and
 - applying the set of cyclic lifting values to interconnect edges in a number of copies of a base parity check matrix (PCM), the number of copies corresponding to the lifting size value;
 - encoding the set of information bits based on the lifted LDPC code to produce one or more codewords; and
 - transmitting the one or more codewords in accordance with a radio technology across a wireless channel.
2. The method of claim 1, wherein the plurality of different lifting size values comprises lifting size values within a defined range of each other.
3. The method of claim 2, wherein the lifting size values within the defined range of each other comprises lifting size values within a factor of 2 or 3 of each other.
4. The method of claim 1, wherein the tower of lifting size values comprises a plurality of families of lifting size values.
5. The method of claim 4, wherein each family of lifting size values comprises a set of lifting size values consisting of products of one power of the plurality of powers multiplied by each of the plurality of different lifting size values.
6. The method of claim 4, wherein each family of lifting size values comprises a set of lifting size values consisting of products of each of the plurality of powers multiplied by one of the plurality of different lifting size values.
7. The method of claim 4, further comprising storing only lifted PCMs corresponding to a largest lifting size value in each of the plurality of families of lifting size values.
8. The method of claim 4, wherein the lifting size value comprises a smallest lifting size value or a largest lifting size value in one of the plurality of families of lifting size values.

34

9. The method of claim 4, further comprising:
 - obtaining a second set of information bits;
 - selecting a second lifting size value, wherein the lifting size value is in a first family of lifting size values, and wherein the second lifting size value is selected from the first family of lifting size value;
 - determining a second set of cyclic lifting values based on the set of cyclic lifting values;
 - applying the second set of cyclic lifting values to interconnect edges in a number of copies of the base PCM or of a second base PCM to generate a second lifted LDPC code, the number of copies corresponding to the second lifting size value;
 - encoding the second set of information bits based on the second lifted LDPC code to produce a second one or more code words; and
 - transmitting the second one or more code words in accordance with the radio technology across the wireless channel.
10. The method of claim 9, wherein determining the second set of cyclic lifting values comprises:
 - for each cyclic lifting value in the second set of cyclic lifting values, performing a modulo operation, wherein the second lifting size value is a divisor in the modulo operation and a cyclic lifting value in the set of cyclic lifting values is a dividend in the modulo operation.
11. The method of claim 9, wherein the second lifting size value is selected based on a target range of blocklengths of the second one or more code words.
12. The method of claim 9, wherein determining the second set of cyclic lifting values comprises:
 - scaling, by a scaling value, each cyclic lifting value of the set of cyclic lifting values to obtain a scaled set of cyclic lifting values; and
 - for each scaled cyclic lifting value:
 - copying a portion of bits of the scaled cyclic lifting value; and
 - adding one or more unique bits to the copied portion of bits.
13. The method of claim 12, wherein a number of the portion of bits is equal to a number of the plurality of powers, and wherein a number of the one or more unique bits is equal to the scaling value.
14. The method of claim 1, wherein the tower of lifting size values comprises a set of lifting size values $\{a_1, a_2, \dots, a_k\} \times 2^i$, wherein:
 - 2 is the integer,
 - $0 \leq i \leq m$ is the plurality of powers of the integer,
 - m is a maximum power,
 - $\{a_1, a_2, \dots, a_k\}$ is the plurality of different lifting size values,
 - k is a number of families of lifting size values, and
 - LDPC codes lifted by lifting size values within a family of lifting size values having a same code rate.
15. A method for wireless communication, comprising:
 - obtaining one or more code words comprising a set of one or more low density parity check (LDPC) code encoded information bits;
 - generating a lifted LDPC code, the generating including:
 - determining a lifting size value from a tower of lifting size values, the tower of lifting size values comprising products of a plurality of powers of an integer and a plurality of different lifting size values;
 - determining a set of cyclic lifting values; and
 - applying the set of cyclic lifting values to interconnect edges in a number of copies of a base parity check

35

matrix (PCM), the number of copies corresponding to the lifting size value; and decoding the one or more code words based on the lifted LDPC code to obtain the set of information bits.

16. The method of claim 15, wherein the plurality of different lifting size values comprises lifting size values within a defined range of each other.

17. The method of claim 16, wherein the lifting size values within the defined range of each other comprises lifting size values within a factor of 2 or 3 of each other.

18. The method of claim 15, wherein the tower of lifting size values comprises a plurality of families of lifting size values.

19. The method of claim 18, wherein each family of lifting size values comprises a set of lifting size values consisting of products of one power of the plurality of powers multiplied by each of the plurality of different lifting size values.

20. The method of claim 18, wherein each family of lifting size values comprises a set of lifting size values consisting of products of each of the plurality of powers multiplied by one of the plurality of different lifting size values.

21. The method of claim 18, wherein the lifting size value comprises a smallest lifting size value or a largest lifting size value in one of the plurality of families of lifting size values.

22. The method of claim 18, further comprising storing only lifted PCMs corresponding to a largest lifting size value in each of the plurality of families of lifting size values.

23. The method of claim 18, further comprising:
 obtaining a second one or more code words comprising a second set of one or more LDPC code encoded information bits;
 selecting a second lifting size value, wherein the lifting size value is in a first family of lifting size values, and wherein the second lifting size value is selected from the first family of lifting size value;
 determining a second set of cyclic lifting values based on the set of cyclic lifting values;
 applying the second set of cyclic lifting values to interconnect edges in a number of copies of the base PCM or of a second base PCM to generate a second lifted LDPC code, the number of copies corresponding to the second lifting size value; and
 decoding the second one or more code words based on the second lifted LDPC code to obtain the second set of information bits.

24. The method of claim 23, wherein determining the second set of cyclic lifting values comprises:
 for each cyclic lifting value in the second set of cyclic lifting values, performing a modulo operation, wherein the second lifting size value is a divisor in the modulo operation and a cyclic lifting value in the set of cyclic lifting values is a dividend in the modulo operation.

25. The method of claim 23, wherein the second lifting size value is selected based on a target range of blocklengths of the second one or more code words.

26. The method of claim 23, wherein determining the second set of cyclic lifting values comprises:
 scaling, by a scaling value, each cyclic lifting value of the set of cyclic lifting values to obtain a scaled set of cyclic lifting values; and

36

for each scaled cyclic lifting value:
 copying a portion of bits of the scaled cyclic lifting value; and
 adding one or more unique bits to the copied portion of bits.

27. The method of claim 26, wherein a number of the portion of bits is equal to a number of the plurality of powers, and wherein a number of the one or more unique bits is equal to the scaling value.

28. An apparatus for wireless communications, comprising:
 encoder circuitry configured to:
 obtain a set of information bits;
 generate a lifted low density parity check (LDPC) code, the encoder circuitry further being configured to:
 determine a lifting size value from a tower of lifting size values, the tower of lifting size values comprising products of a plurality of powers of an integer and a plurality of different lifting size values;
 determine a set of cyclic lifting values; and
 apply the set of cyclic lifting values to interconnect edges in a number of copies of a base parity check matrix (PCM), the number of copies corresponding to the lifting size value; and
 encode the set of information bits based on the lifted LDPC code to produce one or more codewords; and
 transmitter circuitry configured to transmit the one or more codewords in accordance with a radio technology across a wireless channel.

29. The apparatus of claim 28, wherein the plurality of different lifting size values comprises lifting size values within a defined range of each other.

30. The apparatus of claim 29, wherein the lifting size values within the defined range of each other comprises lifting size values within a factor of 2 or 3 of each other.

31. An apparatus for wireless communication, comprising:
 receiver circuitry configured to obtain one or more code words comprising a set of one or more low density parity check (LDPC) code encoded information bits; and
 decoder circuitry configured to:
 generate a lifted LDPC code, the decoder circuitry being configured to generate the lifted LDPC code including the decoder circuitry being configured to:
 determine a lifting size value from a tower of lifting size values, the tower of lifting size values comprising products of a plurality of powers of an integer and a plurality of different lifting size values;
 determine a set of cyclic lifting values; and
 apply the set of cyclic lifting values to interconnect edges in a number of copies of a base parity check matrix (PCM), the number of copies corresponding to the lifting size value; and
 decode the one or more code words based on the lifted LDPC code to obtain the set of information bits.

* * * * *