

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

G01R 31/28

(11) International Publication Number: WO 96/01434

(43) International Publication Date: 18 January 1996 (18.01.96)

(21) International Application Number: PCT/IB95/00527

(22) International Filing Date: 29 June 1995 (29.06.95)

(30) Priority Data:

94201929.0 5 July 1994 (05.07.94) EP
(34) Countries for which the regional or
international application was filed: AT et al.
95200212.9 30 January 1995 (30.01.95) EP
(34) Countries for which the regional or
international application was filed: AT et al.

(71) Applicant: PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(71) Applicant (for SE only): PHILIPS NORDEN AB [SE/SE]; Kottbygatan 5, Kista, S-164 85 Stockholm (SE).

(72) Inventor: SACHDEV, Manoj; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(74) Agent: VERDONK, Peter, Lambert, Frans, Maria; Internationaal Octrooibureau B.V., P.O. Box 220, NL-5600 AE Eindhoven (NL).


(81) Designated States: CN, JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: A METHOD OF TESTING AND AN ELECTRONIC CIRCUIT COMPRISING A FLIPFLOP WITH A MASTER AND A SLAVE



(57) Abstract

A flipflop has master and slave interconnected through a buffer. The master has its inverters located outside the signal path from input to output, as the buffer provides the driving capability required for both I_{DDQ} -testing and operational use. This configuration enables I_{DDQ} -testing without further circuitry added to the flipflop and reduces propagation delay in the signal path.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
ΑU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	France	MN	Mongolia	VN	Viet Nam
GA	Gabon				

A method of testing and an electronic circuit comprising a flipflop with a master and a slave

FIELD OF THE INVENTION

The invention relates to a method of testing an electronic circuit that has at least one flipflop with a master and a slave interconnected via a controllable coupling, wherein the method comprises quiescent current testing of the flipflop. The invention further relates to a circuit with such a flipflop.

BACKGROUND ART

5

10

15

20

25

•

A static flipflop is an important building block in the design of digital CMOS integrated circuits. A typical digital CMOS integrated circuit may contain several thousands of flipflops. A typical master-slave flipflop comprises a master latch and a slave latch interconnected through a transmission gate. Each respective one of the latches includes a respective further transmission gate to enable writing data and latching the data. In operational use of the flipflop the master and slave are alternately enabled to accept or store data by complementary control of the transmission gates, so as to functionally disconnect the flipflop's input from its output.

Static flipflops such as fabricated in CMOS, all share the same problem that particular bridging defects causing stuck-at faults cannot be detected through quiescent current measurements, also referred to as I_{DDQ} -testing, without special provisions. Bridging defects are considered the single most important manufacturing defect-mechanism responsible for yield loss. Special Design-for-Testability measures are required in order to enable detection of such defects in flipflops under I_{DDQ} -testing. I_{DDQ} -testing is recognized as the quality-improving complement to Boolean testing and among experts the opinion prevails that the quality achieved through I_{DDQ} test techniques is not matched by any other test method.

European patent application 0 633 530 (PHN 14,520) of the same applicant teaches converting a sequential logic circuit into a combinatorial logic circuit. This conversion enables testing flipflop circuitry and scan chain circuitry using I_{DDQ} test techniques in order to detect bridging defects and open defects. The flipflop's capability of being reversibly convertible into a combinatorial logic circuit significantly reduces test

•

complexity and substantially improves fault coverage. Basically, conversion to a combinatorial circuit renders the flipflop transparent. A logical conflict created across a defect is sustained by the data input of the flipflop. Making entire flipflop chains transparent drastically reduces test complexity.

In the test method discussed in aforesaid European patent application 0 633 530, master and slave are enabled simultaneously to render the logic combinatorial and, therefore, suitable for I_{DDQ}-testing. Additional circuitry is required to enable this conversion to the transparent state. For example, the additional circuit provides independent control of the clock signal and its logic complement. This configuration requires dual clock lines to each flipflop, and therefore raises cost and affects timing criticality of the design as a proper timing relationship between the clock signal and its complement must be ensured throughout the entire circuit. Reference is made to above European patent application 0 633 530 for further details and alternative manners to implement means for reversibly changing a sequential circuit to a combinatorial circuit.

15

5

OBJECT OF THE INVENTION

It is, inter alia, an object of the invention to further reduce test complexity and cost. It is a further object to enable I_{DDQ} -testing of flipflops while using less additional circuitry.

20

SUMMARY OF THE INVENTION

To this end, the invention provides a method of testing as specified in the preamble and characterized in that the method comprises applying the quiescent current testing to the flipflop whose controllable coupling is unidirectional, and in that the quiescent current testing comprises determining a quiescent current after clock-controlled data transfer from the master to the slave.

Specific low-resistive bridging defects in a master-slave flipflop cannot be detected by I_{DDQ}-testing save by rendering the flipflop transparent according to the method cited in European patent application 0 633 530. This method, however, requires additional circuitry to effect the transparency. The invention is, among other things, based on the insight that rendering the flipflop or chains of flipflops transparent is not necessary if the coupling between master and slave is unidirectional.

The controllable coupling is conventionally implemented by a transmission gate. Such a bi-directional path between the master and slave, however, enables overwriting of the

15

20

25

master, e.g., by a bridging defect in the slave, during data transfer from master to slave. The overwriting occurs as a consequence of a voltage conflict during this transitory phase and will go undetected in a quiescent state. The inventor has found that, if the controllable coupling between the master and slave is unidirectional at least during testing, the voltage conflict will persist without affecting the data of the master and will therefore be detectable by IDDO-testing.

A flipflop having master and slave coupled through a buffer circuit is known from U.S. patent 5,189,315 issued to Akata. The buffer circuit blocks the master from undesirable influence of the slave and renders the flipflop suitable for higher clock rates than achievable in un-buffered flipflops. This prior art reference, however, does not address the testability of such circuit, let alone the use of I_{DDQ} -techniques. The present invention recognizes the fact that a flipflop with a unidirectional coupling between master and slave is highly suitable for being tested using a quiescent current method.

The unidirectional coupling may comprise a buffer circuit in series with a bidirectional switch. For example, the buffer circuit is a conventional CMOS-type inverter and the switch is a conventional transmission gate. Alternatively, the unidirectional coupling comprises a buffer with a first input connected to the master, an output connected to the slave and a control input for enabling the buffer. Proper enabling and disabling has the same function as controlling the transmission gate. A switched inverter can be used as such a buffer.

For the sake of completeness, reference is made to "Metastability Behavior of CMOS ASIC Flip-Flops in Theory and Test", J.U. Horstmann et al., IEEE Journal of Solid Sate Circuits, Vol. 24, No. 1, Febr. 1989, pp. 146-157, notably Fig. 13(b). This reference shows switched inverters used throughout a master-slave flipflop instead of the usual transmission gates in order to reduce metastability. A switched inverter is a conventional CMOS inverter connected between its supply terminals via complementarily clock-controlled transistors. Not only the coupling between the master and slave, but also the switches in the master and slave are comprised of such a switched inverter. In the invention, however, preferably only the coupling between the master and slave is unidirectional, the master and slave comprising a bi-directional switch each. Due to the switched inverters, the prior art design needs a greater number of additional transistors and clock control taps than does the circuit specified in the invention. Again, this prior art document does not address the issue of testability.

As demonstrated above, the inventor has recognized that the driving capability

of the buffer in the unidirectional coupling plays a major role in the operation of the flipflop. The driving capability both sustains the quiescent current in case of a voltage conflict caused by a I_{DDQ}-detectable defect, and enables overwriting the slave during normal operational use. Accordingly, the inventor has recognized that it is not the driving capability of the master which is relevant to testing and operational use, but the driving capability of the buffer. Therefore, the master's inverters are better kept out of the signal path that runs between input and output of the flipflop, in order to reduce propagation delay in a flipflop with unidirectional coupling. In the flipflop of Akata referred to above, the signal path includes a master inverter, thus inflicting an extra, unnecessary propagation delay. According to the invention, the master comprises first and second inverters, the first inverter having an input connected to the unidirectional coupling and having an output connected to an input of the second inverter.

BRIEF DESCRIPTION OF THE DRAWING

The invention is explained in further detail and by way of example with reference to the accompanying drawing, wherein:

Fig. 1 is a diagram of a typical prior art flipflop;

Fig. 2 is a diagram of a flipflop with unidirectional coupling;

Fig. 3 is a diagram of a flipflop with unidirectional coupling and optimized signal path; and

Fig. 4 is a diagram of a chain of flipflops.

Throughout the drawing, like reference symbols indicate similar or corresponding features.

25 DETAILED EMBODIMENTS

20

30

Fig. 1 is a diagram of an electronic circuit 100 with a typical flipflop 102. Flipflop 102 is a single-phase clock master-slave flipflop. Flipflop 102 includes a transmission gate TG1 connected to input D, a master comprised of inverters 104 and 106 and of a transmission gate TG2, a transmission gate TG3, and a slave comprised of inverters 108 and 110 and of a transmission gate TG4. Transmission gates TG1 to TG4 are clock controlled.

When the clock signal is low, transmission gates TG1 and TG4 are conducting and transmission gates TG2 and TG3 are blocked, and when the clock signal is high, transmission gates TG2 and TG3 are conducting and transmission gates TG1 and TG4 are

10

15

20

₹

blocked. When the clock is low, master 104/106/TG2 accepts data from input D while slave 108/110/TG4 retains its data accepted previously. When the clock signal goes high, master 104/106/TG2 no longer accepts data from input D, and slave 108/110/TG4 is rendered susceptible to new data supplied by master 104/106/TG2. In a defect-free flipflop, slave 108/110/TG4 assumes a state in conformity with the data received from master 104/106/TG2.

Suppose that there is a low-resistive bridging defect between a node s1 in slave 108/110/TG4 and a supply terminal V_{DD} (not shown) or a supply terminal V_{SS} (not shown), causing a stuck-at 1 or a stuck-at 0 fault, respectively. At the positive transition of the clock, transmission gates TG1 and TG4 change from a conducting state to a blocking state, and transmission gates TG2 and TG3 change from a blocking state to a conducting state. Node m2 starts to drive node s1 which till this moment was driven by node Q through transmission gate TG4. The input to node m2 is determined by node m1. Node m1 itself is going through a transitory phase since transmission gate TG1 is turning-off and transmission gate TG2 is turning-on. Therefore, node m1 has a limited driving capability. In a defect-free case, positive feedback via a pair of back-to-back inverters allows flipflop 102 to ride through this transitory phase. Now, due to the bridging defect, node s1 is constantly driven to the V_{DD} or V_{SS} level, as the case may be. If there is a low-resistive bridging defect at node s1, the driving capability of the defect is much stronger than that of node m2. As a result, master 104/106/TG2 is over-written by the driving defect through transmission gate TG3. The operation is similar to the write operation carried out in an SRAM cell. In a steady-state condition no current flows and, accordingly, the defect is not detected by well known IDDO test techniques. Similarly, there may be other bridging and gate-oxide defects in slave 108/110/TG4 that are not detected through I_{DDO} measurements. In order to run a sensible $I_{\mbox{\scriptsize DDQ}}$ -test, additional circuitry for independent CLOCK and CLOCK-BAR control is required to render flipflop 102 transparent as explained in European patent application EP-A 0 633 530. The voltage detection of the defects mentioned above depends on circuit level parameters and observability requirements.

Fig. 2 is a diagram of an electronic circuit 200 with a flipflop 202 that is suitable for I_{DDQ} -testing without requiring further circuitry to be added to the flipflop. Functionally, flipflop 202 corresponds to the Akata circuit mentioned above. Again, suppose that there is a bridging defect at node s1 as discussed with reference to Fig. 1. The bridging defects in slave 108/110/TG4 is I_{DDQ} -detectable if master 104/106/TG2 is prevented from being over-written by the defect. When master 104/106/TG2 is not over-written, the logical

20

•

conflict is sustained. This can be achieved by making the coupling between master 104/106/TG2 and slave 108/110/TG4 unidirectional. Note that in flipflop 102 of Fig. 1 the coupling consists of transmission gate TG3 only, which is bi-directional. A unidirectional coupling between the master and slave is created by, for example, an additional inverter 204 between node m2 and transmission gate TG3, as shown in Fig. 2. Suppose that input D is kept at a logic low while the clock is also low. Node m4 is then low as well. Subsequently, the clock is switched to logic high. The change in the clock causes transmission gate TG3 to start conducting. As a result, a logical conflict is created between node m4, which is driven low by inverter 204 and node s1, which is driven high by the bridging defect. This conflict is sustained as long as the clock is logic high. During this clock state a quiescent current of detectable magnitude, in the order of mA, flows from the V_{DD} supply terminal via node s1 into inverter 204 to V_{SS}.

Note that the polarities of output signals Q and QBAR in Fig. 2 have changed in comparison with that of the output signals in Fig. 1 when taken from the outputs of inverters 110 and 108, respectively. Output signal Q can be taken from node s1, i.e., between transmission gate TG3 and inverter 108.

Flipflop 202 has inverters 104 and 204 arranged in series in the signal path from input D to output Q (or Q-BAR). Since inverter 204 now provides the driving capability to control slave 108/110/TG4, inverter 104 represents a propagation delay but need not be present in the signal path. In order to handle delay-critical situations, the configuration of flipflop 202 is modified so that the propagation delay is substantially reduced.

Fig. 3 is a diagram of a circuit 300 having a flipflop 302 with modified configuration. In master 104/106/TG2 inverters 104 and 106 now are both put into the feedback path between node m2 and node m1. Tests show that the propagation delay of flipflop 302 is reduced by about 30% relative to flipflop 202. The sum of set-up time and propagation delay of flipflop 302 is reduced by about 20% with respect to flipflop 202 and is about the same as for flipflop 102.

Fig. 4 is a diagram of a circuit 400 with flipflops 402 and 404 is series. Flipflops 402 and 404 are extended versions of flipflop 302, in that inputs of inverters 406 and 408 are connected to an output of the slave of flipflops 402 and 404, respectively. Inverter 406 has an output connected to input D of flipflop 404. Note that both master and slave of flipflops 402 and 404 have the same configuration. For example, flipflop 402 has buffer 204 connected to the output of the master and buffer 406 connected to the output of the slave. In the coupling between the slave of flipflop 402 and the master of flipflop 404,

10

20

25

buffer 406 plays the same role as does buffer 204 between the master and slave of the same flipflop 402. Accordingly, buffer 406 enables I_{DDQ} detection of a stuck-at fault in the master of flipflop 404.


The gain-bandwidth product of a flipflop is a measure of how quickly the flipflop recovers from a metastable state. Various parameters (e.g., threshold voltages, transistor aspect ratios, substrate doping) can be optimized in order to improve the gain-bandwidth product of a flipflop. The gain-bandwidth product of a flipflop with constrained transistor sizes can be improved by reducing the RC times involved in charging and discharging the circuit's internal and external nodes. Therefore, the metastable behaviour of flipflop 302 is expected to be better than that of flipflop 202. Improvements in flipflop and latch metastability have been reported with the usage of clocked inverters instead of transmission gates. However, due to their larger transistor count and reduced maximum toggle rate such implementations are not popular with logic designers. Furthermore, the window between set-up and hold times can also be termed as the metastability window. The behaviour of a flipflop with respect to change of data in this window is not defined. Change of data in this window may therefore lead to metastability. The width of this window could be a figure of merit for a robust flipflop. As flipflops 202 and 302 have substantially shorter set-up and hold times than conventional flipflop 102, flipflops 202 and 302 have essentially smaller metastability windows compared to conventional flipflop 102. In summary, IDDO testable flipflop 302 provides an excellent alternative to high performance flipflop configurations.


Figs. 1 to 3 show circuits 100, 200 and 300 comprising at least one flipflop 102, 202 and 302, respectively. An integrated digital or hybrid circuit typically comprises several thousand flipflops. In order to not obscure the drawing only a single flipflop has been represented in full detail. Further, Figs. 1-4 show inverters merely as functional representations. It is to be understood that other inverting logic gates such as NAND gates and NOR gates could be used instead.


CLAIMS:


- 1. A method of testing an electronic circuit that has at least one flipflop with a master and a slave interconnected via a controllable coupling, the method comprising quiescent current testing of the flipflop, characterized in that the method comprises:

 applying the quiescent current testing to the flipflop whose controllable coupling is unidirectional, the quiescent current testing comprising:
- determining a quiescent current after clock-controlled data transfer from the master to the slave.
- An electronic circuit comprising a flipflop with a master and a slave interconnected via a controllable unidirectional coupling, wherein each respective one of the
 master and the slave has a respective bi-directional switch, and wherein the master comprises first and second inverters, characterized in that an input of the first inverter is connected to the unidirectional coupling.
 - 3. The circuit of claim 2, wherein the coupling comprises a buffer.
 - 4. The circuit of claim 2, wherein the slave comprises third and fourth inverters,
 5 an input of the third inverter being connected to the unidirectional coupling, and wherein the flipflop comprises an output buffer having an input connected to the input of the third inverter and to the unidirectional coupling.









INTERNATIONAL SEARCH REPORT

International application No. PCT/IB 95/00527

A. CLASSIFICATION OF SUBJECT MATTER IPC6: G01R 31/28 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC6: G01R Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) DIALOG: WPI, CLAIMS C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Citation of document, with indication, where appropriate, of the relevant passages Category* 1,2 P EP 0633530 A2 (PHILIPS ELECTRONICS N.V.), 11 January 1995 (11.01.95), claims 1-9, abstract 1,2 US 5189315 A (MASAO AKATA), 23 February 1993 A (23.02.93), abstract A US 5057774 A (SEBASTIAAN C. VERHELST ET AL.), 1,2 15 October 1991 (15.10.91), column 1, line 15 - line 17, abstract 1,2 US 30173 E (ADEL A.A. AHMED), 18 December 1979 Α (18.12.79), abstract See patent family annex. Further documents are listed in the continuation of Box C. later document published after the international filing date or priority date and not in conflict with the application but cited to understand Special categories of cited documents: "A" document defining the general state of the art which is not considered the principle or theory underlying the invention to be of particular relevance "X" document of particular relevance: the claimed invention cannot be "E" ertier document but published on or after the international filing date considered novel or cannot be considered to involve an inventive "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) step when the document is taken alone document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination document referring to an oral disclosure, use, exhibition or other being obvious to a person skilled in the art document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of mailing of the international search report Date of the actual completion of the international search 06-11-1935 1 November 1995 Authorized officer Name and mailing address of the ISA/ **Swedish Patent Office** Sven-Olof Wirlée Box 5055, S-102 42 STOCKHOLM Telephone No. +46 8 782 25 00 Facsimile No. +46 8 666 02 86

INTERNATIONAL SEARCH REPORT

Information on patent family members

02/10/95

International application No.
PCT/IB 95/00527

JS-A- 5189315 23/02/93 JP-A- 4263510 18/09/92 JS-A- 5057774 15/10/91 DE-D,T- 69004830 19/05/94 EP-A,A,A 0386804 12/09/90 JP-A- 2227670 10/09/90 NL-A- 8900050 01/08/90	Patent document cited in search report		Publication date	Patent family member(s)	Publication date	
JS-A- 5057774 15/10/91 DE-D,T- 69004830 19/05/94 EP-A,A,A 0386804 12/09/90 JP-A- 2227670 10/09/90 NL-A- 8900050 01/08/90	EP-A2-	0633530	11/01/95	NONE		
EP-A,A,A 0386804 12/09/90 JP-A- 2227670 10/09/90 NL-A- 8900050 01/08/90	US-A-	5189315	23/02/93	JP-A- 4263510	18/09/92	
JS-E- 30173 18/12/79 NONE	US-A-	5057774	15/10/91	EP-A,A,A 0386804 JP-A- 2227670	12/09/90 10/09/90	
	US-E-	30173	18/12/79	NONE		

Form PCT/ISA/210 (patent family annex) (July 1992)