WORLD INTELLECTUAL PROPERTY ORGANIZATION



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 4:

G06F 15/16, 9/44

(11) International Publication Number:

WO 87/01485

(43) International Publication Date: 12 March 1987 (12.03.87)

PCT/GB86/00514 (21) International Application Number:

(22) International Filing Date:

29 August 1986 (29.08.86)

(31) Priority Application Number:

8521672

A1

(32) Priority Date:

30 August 1985 (30.08.85)

(33) Priority Country:

(71) Applicant (for all designated States except US): THE UNIVERSITY OF SOUTHAMPTON [GB/GB]; Highfield, Southampton SO9 5NH (GB).

(72) Inventors; and

(75) Inventors/Applicants (for US only): JESSHOPE, Christopher, Roger [GB/GB]; POPE, Patrick, Seymore [GB/GB]; Dept. of Electronics and Computer Science, The University of Southampton, Highfield, Southampton SO9 5NH (GB). HEY, Anthony, John, Grenville [GB/GB]; Dept. of Physics, The University of Southampton, Highfield, Southampton SO9 5NH (GB). NICOLE, Denis, Alan [GB/GB]; Dept. of Electronics and Computer Science, The University of Southampton, Highfield,

Southampton SO9 5NH (GB). LLOYD, Edward, Keith [GB/GB]; Dept. of Mathematics, The University of Southampton, Highfield, Southampton SO9 5NH (GB).


- (74) Agent: PEARS, David, Ashley; Reddie & Grose, 16 Theobalds Road, London WC1X 8PL (GB).
- (81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent),

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: A DATA PROCESSING DEVICE



(57) Abstract

The device (10) comprises a large number of transputers T_1 to T_{16} (only T_1 and T_{16} are shown), T_{mem} , T_x , T_y , T_z , T_t . These are divided into a set of working transputers T_1 to T_{16} , and a set of interface transputers T_x , T_y , T_z , T_t providing input/output facilities for the device, both sets being under the control of a transputer T_{mem}. The transputer T_{mem} receives instructions for the device and breaks them down into programs for parallel processing by the transputers T₁ to T₁₆. These transputers will normally need to communicate, and the necessary connections are provided by a switch network (12), under the control of the transputer T_{mem}. The programs are so allocated to the transputers T₁ to T₁₆ and the switch network (12) is so arranged that direct connections are provided between any transputers which must communicate for the execution of their respective programs. Other connection arrangements are described, including a universal circuit capable of connecting the transputers T_1 to T_{16} to form any theoretically possible network.

FOR THE PURPOSES OF INFORMATION ONLY

 $Codes \ used \ to \ identify \ States \ party \ to \ the \ PCT \ on \ the \ front \ pages \ of \ pamphlets \ publishing \ international \ applications \ under \ the \ PCT.$

ΑT	Austria	GA	Gabon	MR	Mauritania
AU	Australia	GB	United Kingdom	MW	Malawi
BB	Barbados	HU	Hungary	NL	Netherlands
BE	Belgium	IT	Italy	NO	Norway
BG	Bulgaria	JP	Japan	RO	Romania
BR	Brazil	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SN	Senegal
CH	Switzerland -	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
DE	Germany, Federal Republic of	LU	Luxembourg	TG	Togo
DK	Denmark	MC	Monaco	US	United States of America
FI	Finland	MG	Madagascar		
FR	France	ML	Mali		

- 1 - A DATA PROCESSING DEVICE

The present invention relates to data processing devices comprising a plurality of computers.

In the field of data processing devices, great attention has recently been concentrated on multiple computer networks, which have the capability of performing parallel processing. During parallel processing, each of the computers in the network is acting to produce a solution to part of a problem to be solved by the network, and the partial solutions produced by the computers are combined to produce the solution to the whole problem. Parallel processing devices can act more quickly than a single computer executing a single sequence of steps, because of the overlapping in time of the necessary operations. At some stage during processing, one computer may require a result produced by another computer in order to complete its operations, and accordingly, provision is made for the computers to communicate with one another.

Known parallel processing devices can be broadly classified into three types, according to what provision is made for communication between computers. Some devices use a bus to which all computers are connected. Others provide a fixed network of connections between computers, often between each device and its nearest neighbours. Communication between unconnected computers, where necessary, is performed by passing a message along a line of connected computers until the message reaches its destination. Finally, other devices provide a memory common to all the computers, so that messages may be sent by storing them in the memory, for retrieval by another computer. In a common arrangement, the memory is partitioned into blocks and a switch network is provided for connecting any block of memory to any of the computers.

In each of these types of device, the provision for data movement between computers can present problems which limit the processing speed attainable by the device. In the first type, the bus width determines how long a single message takes to be transmitted, and so determines how long another computer may have to wait before it can send a message. In the second type of device, a large number of connections are used for messages between distant,

unconnected computers and transmission time can become excessive unless the bandwith of the connections is large. In the third type, the switch network presents a bottleneck to data flow in the device, unless the bandwith of connections to the memory is exceptionally wide.

It is an object of the present invention to provide an improved data processing device in which data flow between its components is minimised and more efficient, and does not seriously retard processing.

According to the present invention there is provided a data processing device comprising a plurality of computers, a switch network for effecting connections between the computers, and control means which, in use, receives an instruction defining an algorithm to be executed by the device, translates the algorithm into subalgorithms for execution in parallel by respective computers, instructs the computers to execute the sub-algorithms, and controls the switch network to provide direct connections between any computers which must communicate for the execution of their respective sub-algorithms.

Thus, the control means assigns tasks to the computers and links them together so that the connections accurately reflect the data flow necessary for the solution of the problem. A network in which this is the case is called an "algorithmic network" in this specification. In an algorithmic network, connections only exist where they are needed and so data movements are efficient.

Accordingly, connections can be narrow, for instance bit-serial links, without seriously reducing the processing speed of the device.

A device according to the invention could be used as part of a larger system. For instance, each of the computers of the known parallel processing devices described above could be replaced by a group of the same type of computers forming a device according to the invention. The processing power of the known device would then be significantly increased.

Furthermore, a number of devices according to the invention could be used as the computers in a larger device which in itself is a device according to the invention. Thus, devices according to the invention can be thought of not only as independent data processing devices, but as building blocks for larger systems, and these larger systems can themselves be used as building blocks for still larger systems.

Preferably, each computer is a transputer, so that the device can be compact. "Transputer" is a term recognised in the art, and used here, to mean a self-contained device having a processor, memory and input and output interface facilities. Modern transputers are single chip devices such as the device sold by the INMOS Corporation under the device number IMS T424. Preferably the instruction received by the device defines an OCCAM process and the control means translates the OCCAM process into component OCCAM processes for execution by respective computers. The IMS T424 transputer is particularly intended to operate under the OCCAM programming language. Full details of the device and of the language are available from the INMOS Corporation, Colorado Springs, USA, or from INMOS Ltd, Whitefriars, Lewins Mead, Bristol BS1 2NP, England. OCCAM is a trademark of the INMOS Group of companies. Briefly, OCCAM treats an operation as being made up of "processes" which involve a sequence of actions on data and which use data from and provide data for other processes. The means by which two processes communicate is referred to as a "channel". In the formalism of OCCAM, a number of processes may together form a process, in that the group of processes also involves a sequence of actions and also requires input and provides output. Equally, a process may be thought of as being formed of sub-processes, each being a process within the formal definition.

This formalism permits the processes to proceed concurrently, although a process which wishes to communicate with another process may have to wait until the other process has reached an appropriate stage.

The formalism of OCCAM is described in "OCCAM - an overview", "Microprocessors and microsystems", Vol 8, No 2, March 1984 (published by Butterworth & Co (Publishers) Ltd).

Preferred features of the invention in its first aspect are set out below in claims dependent on claim 1.

In a second aspect, the invention provides a data processing

device comprising a plurality of computers operable in parallel, means for providing communication between the computers, and control means controlling the computers and the communication means, each computer being a device according to the first aspect of the invention. Thus, devices according to the first aspect have use both as independent processing devices and as components for the construction of larger devices.

Embodiments of the invention will now be described by way of example and with reference to the accompanying drawings in which:

Fig. 1 is a schematic diagram of a first embodiment of a device according to the first aspect of the invention;

Fig. 2 is a more detailed schematic diagram of the device of Fig. 1;

Fig. 3 is a diagram of the switch network 12a of Fig. 2;

Fig. 4 is a circuit diagram of one switch of the network of Fig. 3;

Figs. 5 and 6 are block diagrams showing how the control transputer controls the switch network of the device and peripherals;

Fig 7 is a schematic diagram of a second embodiment;

Figs 8 to 11 show circuits helpful for understanding the operation of the embodiment of Fig.7;

Fig 12 shows the embodiment of Fig 7, extended to allow external communication to the device;

Fig 13 shows an alternative switching arrangement for the embodiment of fig 7; and

Fig 14 shows a simplified version of the arrangement of Fig 13; and

Fig 15 shows a preferred network for connecting devices to form a larger device.

Fig. 1 shows a data processing device 10 comprising a plurality of transputers T_1 , T_2 ... T_{16} , only two of which are indicated, labelled T_1 and T_{16} . The device 10 also comprises a switch network 12 for effecting connections between transputers, and control means 14. The control means 14 comprises a transputer $T_{\rm mem}$, which, in use, receives an instruction defining an algorithm to be executed by the device 10 and translates the algorithm into sub-algorithms. Sub-

- 5 -

algorithms are algorithms which, when executed in combination, produce results equivalent to the results of execution of the main algorithm. The sub-algorithms are for execution in parallel by respective transputers T_1 etc. The control means 14 programs the transputers T_1 etc. to execute the sub-algorithms, and controls the switch network 12 to provide direct connections between any transputers which must communicate for the execution of their respective sub-algorithms.

Four transputers T_x , T_y , T_z and T_t are also connected to the switch network, and provide interfacing between the device and external circuits.

The device 10 is therefore divided into three distinct sets of transputers. Firstly, the transputer $T_{\rm mem}$ is responsible for all control functions within the device 10, including controlling the switch network 12 to provide connections within the device. The transputer $T_{\rm mem}$ also has associated bulk memory whose use it controls. The bulk memory may comprise disc or RAM or any other type of storage. The device shown uses a disc store 16 with a capacity of 100Mbyte and a solid state store 18, preferably a RAM, with a capacity of 16Mbyte.

Although only a single control transputer $T_{\rm mem}$ is shown, several co-operating transputers may be required in a device which is required to perform particularly complex tasks, or which consists of a large number of transputers.

The second set of transputers, the transputers \mathbf{T}_1 to \mathbf{T}_{16} perform the data processing within the device. These transputers operate in parallel and are connected by the switch network, under the control of the transputer \mathbf{T}_{mem} to form an algorithmic network.

The third set is the interface transputers T_x , T_y , T_z and T_t which each have an associated 64kbyte memory, M_x , M_y , M_z , M_t so that interfacing including buffering is possible. Each transputer T_x , T_y , T_z , T_t provides two outputs, labelled 20_x , 20_y , 20_z , 20_t .

All of the transputers used in the preferred embodiment are INMOS T424 transputer devices. Each transputer has four bit-serial, duplex input/output ports known as "links". For simplicity, the four links of each device are designated North, South, East and West, respectively. In order that two devices can communicate, two

connections are necessary, one for data and one for acknowledgements. The simplicity of the necessary connections makes practicable a switch network which can provide the wide variety of connections necessary to implement an algorithmic network for a useful range of algorithms.

In Fig. 1, a numeral adjacent a connection indicates the number of duplex channels provided by the connection. In Fig. 2, similar numerals indicate the number of single-bit connections (single wires) provided.

Turning to Fig. 2, the switch network 12 is shown as four distinct switch circuits 12a, 12b, 12c and 12d. The outputs from the North links of the sixteen transputers T_1 , etc. (shown as a group 22 in Fig. 2) are applied as inputs to the switch circuit 12a, which provides outputs to the inputs of the North links. Similarly, the switch circuits 12b, 12c and 12d are connected between the East, South and West link inputs and outputs respectively.

Fig. 3 shows the switch circuit 12a in more detail. Sixteen inputs 24 are applied in pairs to a first column of 2-way switching circuits 26. The switching circuits 26 have two outputs to which the inputs may be passed in either permutation. The outputs of each switch 26 are connected to respective inputs of a second column of identical switches 28 whose outputs are passed through further columns of identical switches until the final output of the switch circuit is provided from the righthandmost column of switches 30.

The state of each of the switches is controlled by a control circuit 32. The design of the switch circuit is based on that of a Benes network. A Benes network has 2ⁿ inputs and outputs (here n = 4) and has the property that it can connect the inputs in any permutation to respective outputs. Therefore, the circuit 12a can connect the North link of any transputer in the group 22 to the North link of any other transputer. The circuits 12b, 12c, 12d provide the same possibilities for connection for the East, South and West links, respectively.

A Benes network and an algorithm for determining the necessary switch states are described in the article "Parallel Algorithms to set up the Benes permutation network", IEEE Transactions on

- 7 -

Computers, February 1982. The control circuit 32 is instructed by the control transputer \mathbf{T}_{mem} as to the required states of the switches, and the circuit converts this instruction into instructions for each switch.

There is a symmetry in the connection requirements, for the following reason. In order to implement a full, duplex link between two transputers \mathbf{T}_1 to \mathbf{T}_{16} , two single bit, bit-serial connections must be made, one for data, and one, in the opposite direction, for acknowledgements. Thus, the transputers are paired, each transputer in a pair having the output line of one of its links connected to the input line of the same link of the other transputer in the pair.

Some provision must be made for connecting the transputers of the group 22 to the interface transputers T_x , T_y , T_z , T_t and to the control transputer T_{mem} , or to other auxiliary apparatus. This could be done by making connections to inputs and outputs of the switch circuits 12a, 12b, 12c, 12d. However, the size and cost of a switch network of this type increases rapidly with an increase in the number of inputs, the cost varying approximately as the square of the number of inputs. Moreover, the number of inputs and outputs can only be increased by factors of two. This embodiment seeks to maximise the processing power of the device 10 by using all of the inputs and outputs of the switch networks 12a, 12b, 12c, 12d for transputers T_1 etc, and to accommodate the remaining transputers as shown in Fig 3.

An additional column of switches 34 is incorporated in the Benes network. In a normal Benes network, the upper and lower inputs of the switches 34 would be directly connected to the upper and lower outputs respectively. One link of each of the interface transputers T_x , T_y , T_z , T_t is connected between one input of a respective switch 34 and one output of the corresponding switch 35 in the neighbouring column of switches. Thus, a full link can be provided between a transputer T_1 to T_{16} and a transputer T_x , T_y , T_z or T_t by setting the circuit 12a to connect the link of the transputer T_1 etc. to itself, by way of a path which incorporates the connection between the appropriate pair of switches 34, 35. A data path for output is provided between an input of the circuit 12a

and the interface transputer, and an acknowledge path is provided from the interface transputer to an output of the circuit 12a.

During data input to the device 10, the path from the input 24 to the interface transputer is the acknowledge path and the path from the interface transputer to the output 30 is the data path.

The other output of the switches 35 is directly connected to the other input of the corresponding switch 34. This and other direct connections between the columns of switches 34, 35 enable connections to be made which do not involve the transputers T_x , T_y , T_z , T_t .

The connections to the circuit 12a use one link of each of the interface transputers. A second link is used for connections to the circuit 12b, in the same way. The remaining two links of each of the interface transputers are available for connection to devices external to the device 10.

Connections between the transputers T_1 to T_{16} and the control transputer $T_{\rm mem}$ can be provided by the Benes networks 12c and 12d. Each of these networks includes an extra column of switches, as described above in relation to the circuit 12a, but, only two internal connections are broken to provide connections to transputer links. Thus, two links of the control transputer $T_{\rm mem}$ are connected into the circuit 12c, and can be connected to a South link of any of the transputers T_1 to T_{16} . Another two links of the control transputer $T_{\rm mem}$ are connected into the circuit 12d, for connection to the transputers T_1 to T_{16} through their West links.

The design of switch network 12 so far described places some restrictions on the connections which can be made. A link of a transputer from the group 22 can only be connected to the link with the same designation (North, South, East or West) of another member of the group 22. However, since four full links are always available between any pair of transputers in the group 22, this restriction will be acceptable for many applications. Furthermore, the replication of the switch circuits 12a, 12b, 12c, 12d which this restriction makes possible, provides practical advantages of ease of manufacture, which can be offset against the restriction. The four circuits 12a, 12b, 12c, 12d can be manufactured as identical, single-chip devices each having forty connections, namely, 16

inputs, 16 outputs and 8 connections between switches 34, 35 for connection to control or interface transputers.

WO 87/01485

A further restriction is that the control transputer T_{mem} cannot communicate directly with the interface transputers T_x , T_y , T_z , T_t , although data can be passed through a transputer of the group 22. This is not a serious handicap because if wide bandwidth communication is required for speed of data transfer, two links (South and West) of a transputer T_1 to T_{16} could be connected to the control transputer T_{mem} at the same time. Similarly, both the North and East links of the transputers T_1 to T_{16} can be connected simultaneously to the same interface transputer T_x , T_y , T_z , T_t .

Turning to Fig 4, a simple logic circuit is shown for use as a switch in the Benes networks 12a, 12b, 12c, 12d when they are manufactured in semiconductor technology.

The switch circuit has two data inputs INO and IN1, a control input PASS and two outputs OUTO and OUT1.

The outputs are taken from gates 36, 37 which are AND NOR gates, that is, composite gates each consisting of a 2-input NOR gate fed by the outputs of two 2-input AND gates.

The gate 36 receives INO and PASS as the inputs to one of its component AND gates, and IN1 and $\overline{\text{PASS}}$ (provided by an inverter 38) as the inputs to its other AND gate. The gate 36 provides OUTO.

The gate 37 receives INO and PASS at one AND gate and IN1 and PASS at the other AND gate, and provides OUT1.

When PASS = 1, INO is passed, inverted, to OUTO, and IN1 is passed, inverted, to OUT1. When PASS = 0, INO is passed, inverted, to OUT1 and IN1 is passed, inverted to OUTO.

The outputs are inverted so that distortions in the shape and timing of signals being transmitted are compensated for. The slew time for a real circuit is usually different for rising and falling signals. Thus, without the use of inversion, a rising input and a rising output applied simultaneously to one of the switch networks 12a, 12b, 12c, 12d would not arrive together at the network outputs. The inversion provided in each switch by the circuit of Fig 4 ensures that delays caused by slew rates are substantially independent of the input signal and of the route taken through the circuit 12a, 12b, 12c, 12d.

During operation of the device 10, control of the components is effected in the following way. The control transputer $T_{\rm mem}$ receives instructions for the device. In the embodiment described above, these are expressed in the OCCAM language described above, a language to which the INMOS T424 device is particularly suited. The transputer $T_{\rm mem}$ must determine from the instructions how the device should be configured to implement the instructions. The OCCAM instruction, as has already been described, defines an OCCAM process which is itself formed by a number of less complex, intercommunicating OCCAM processes. Each of these less complex processes may be formed by even simpler OCCAM processes, and the depth of this hierarchy of complexity is arbitrary, depending on the complexity of the instruction received by the control transputer $T_{\rm mem}$.

Upon receipt of an instruction, the control transputer T_{mem} breaks the instruction down into component OCCAM processes, which are then allocated to respective transputers T_1 to T_{16} . The control transputer T_{mem} then configures the switch network 12 so that instructions defining the component processes can be sent to the transputers T_1 to T_{16} .

Once this has been done, the control transputer $T_{\rm mem}$ sets the state of the switch network 12 so that the network 12 and the transputers T_1 to T_{16} form an algorithmic network, and the necessary connections are made to the interface and control transputers $T_{\rm x}$, $T_{\rm y}$, $T_{\rm z}$, $T_{\rm t}$, $T_{\rm mem}$. The necessary connections can be determined from the originally received OCCAM instruction, which defines the necessary data movements between the composite processes.

When the processes have been allocated, and the switch network 12 set, the device 10 can begin processing data, with the transputers T_1 to T_{16} operating in parallel.

The hierarchical nature of OCCAM instructions means that a process to be performed by one of the transputers \mathbf{T}_1 to \mathbf{T}_{16} may itself be a composite of simpler processes, and the transputer will have internal means for determining how to effect performance of these processes, by alternating between them.

In some circumstances, it may be necessary for the connections made by the switch network 12 to be changed during execution of an operation.

WO 87/01485 PCT/GB86/00514

- 11 -

Each switch circuit 12a, 12b, 12c, 12d contains 64 switches. The state of each switch can be set by one bit, and so the state of one of the circuits 12a, 12b, 12c, 12d can be written as eight bytes. These bytes are sent by the control transputer to the control circuit 32 of each switch circuit 12a, 12b, 12c, 12d. The control circuits 32 send appropriate PASS signals to the switches in the circuit.

The control transputer $T_{\rm mem}$ may also be in control of peripherals, such as a screen, a keyboard and a floppy disc controller. Figs 5 and 6 indicate how control of these and the switch circuits 12a, 12b, 12c, 12d is effected. 64 words of the memory 16, 18 associated with the control transputer are reserved for the peripherals.

The control transputer T_{mem} applies 4 byte address/data words to a bus 39. The top 3 address bytes are used by a peripheral address decoder 40 to determine when the memory reserved for peripherals is active.

The remaining, lowest order address byte is supplied to the switch circuits 12a, 12b, 12c, 12d. In each switch circuit 12a, 12b, 12c, 12d, within the circuit 32, the lowest order address byte is compared with a hard-wired address 41 by a decoder 42 to determine whether data to follow is intended for that circuit. If so, the output of the decoder 42 is applied to gates 44, 46 to allow control signals STROBE and ALE to operate an eight stage, eight bit shift register forming the control circuit 32. This receives and stores 8 bytes, each of which determines the state of one column of switches in the corresponding Benes network. 64 outputs from the circuit 32 go to respective switches, to provide the PASS inputs.

An alternative embodiment of the data processing device is shown in Fig 7. The device 100 has only two switch circuits 102, 104. Switch circuit 102 makes connections to provide full duplex links between the East and West links of the sixteen transputers T_1 ... T_{16} , corresponding to the transputers T_1 to T_{16} of Figs 1 etc.

The second switch circuit 104 provides full duplex links between the North and South links of the transputers T_1^{\star} .

The restrictions on connections described above in relation to the first embodiment are overcome by the connection arrangement shown in Fig 7. Indeed, it can be shown, as will be outlined below, that the arrangement of Fig 7 has the property of "universality"; that is, that the sixteen computers can be connected to form any theoretically possible network of sixteen nodes and four connections to each node.

Universality can be explained by first considering the simple case of eight transputers, each having two links, called North and South. Turning to Fig 8, each transputer T has a North link N connected to a switch circuit 106 and a South link S connected to a switch circuit 108. Each switch circuit 106, 108 can connect pairs of its inputs together in any combination.

There is only one topologically distinct connected network for a given number of two link transputers. That network has the topology of a simple ring. Thus the general (possibly disconnected) network of a given number of two link transputers has the topology of a set of disconnected rings. Rings of various sizes can be formed by the circuits 106 and 108 of Fig 8, which is equivalent to part of the circuit of Fig 2. Here, each switch circuit 106 or 108 is capable of pairing the links connected to it in any combination. One possibility for connecting the eight transputers T is shown in Fig 9, which shows the connections made by the circuits 106, 108 but not the circuits themselves. In Fig 9, two rings of two transputers and one ring or four transputers are shown.

Consideration of the connections available, taking into account that North links cannot be connected to South links, shows that rings of any even number of transputers can be formed, but not rings of odd numbers. Thus, the arrangement of Fig.2 cannot generate all networks of four-link transputers.

Fig 10 shows an arrangement of transputers T using a single switch circuit 109. The North links N of the transputers arrive at eight terminals 110 of the circuit 109. The eight links N can be connected by the circuit 109 in any permutation to eight further terminals 112 of the circuit 109. The terminals 112 are connected to the respective South links S. Consequently, the North link N of any transputer T can be connected to the South links S of any other transputer T. North links cannot be connected to North Links, and South links cannot be connected to South Links. A possible set of

connections is shown in Fig 11. Fig.11 shows that rings of odd and even numbers of transputers can be formed by the arrangement of Fig 10. In this sense, the arrangement of Fig 10 is universal for transputers with two links, whereas the arrangement of Fig 8 is not, because some networks cannot be formed. The arrangement of Fig 10 permits each individual transputer to be placed in any position in any ring; this arrangement permits the transputers to be labelled, and each labelled transputer to be placed at any specified location in the network. The links cannot be labelled in this sense; the arrangement of Fig 10 does not permit an arbitary choice of the individual links used to connect a pair of transputers in the network. One cannot, for example, insist that a pair of transputers be connected by their two North Links.

The "universality" of the arrangement if Fig 10 can be utilised to provide a universal arrangement for connecting transputers with four (or indeed any higher power of two) links by considering various theorems of Topology concerning Eulerian cycles. A cycle is a closed path along links which visits transputers in turn, arriving along one link and departing along another. An Eulerian cycle traverses each link exactly once; thus in the case of four-link transputers it visits each transputer exactly twice.

For transputers with an even number of links at each node, it is known that all connected networks possess Eulerian cycles. Consequently, any network of connections between the transputers \mathbf{T}_1 etc as described above, and which makes connections between all four links of all transputers will have Eulerian cycles.

It is also a known property of Eulerian cycles that simpler cycles can be derived from them, each having fewer connections to each transputer. One may proceed around the Eulerian cycle assigning alternate links to each other of two sets of cycles. For transputers with four links, each of the two resultant sets of cycles will contain every transputer exactly once, and each set of cycles will consist of a set of rings of the type discussed above for two-link transputers.

It may thus be seen that any network of connection between the transputers T_1 etc, and which makes connections to all four links of each transputer, can be reduced to two derived (possibly

WO 87/01485 PCT/GB86/00514

- 14 -

disconnected) networks having the same number of transputers and having two connections to each transputer. Each derived network can be created by an arrangement like that of Fig 10, which is universal. Consequently, the links of a group of transputers each having four links can be joined in any theoretically possible way which uses all of the links, if the corresponding pairs of links from each transputer are connected to respective switch circuits having the properties of the circuit 109. This includes networks with multiple links joining a single pair of transputers. On this basis it will be apparent that the network can be scaled up to create universal switching networks for transputers which each have a number of links equal to eight, sixteen, or any power of two.

Turning again to Fig 7, it can be seen that this principle is embodied. The North links of the transputers T_1 can be connected in any permutation to the South links of the transputers T_1 etc by the circuit 102 to form the first set of derived cycles. The East links can be joined in any permutation to the West links by the circuit 104 to form the second set of derived cycles. Consequently, by virtue of the topology theorems referred to above, the arrangement of Fig 7 is universal. Any theoretically possible connected network of connections between all four links of all the transputers can be provided by appropriately setting the circuits 102, 104.

Fig 12 shows schematically a device 120 comprising sixteen transputers T connected as shown in Fig 7 by two switch circuits 122, 124, and in which provision for external communication is made. Numerals next to connections indicate numbers of duplex links carried by that connection. The numbers of transputers and of external connections are examples only; it is however, in general preferable that the number of external connections from each side of the circuits 122, 124 be approximately equal to half the total numbers of transputers. The switch circuits 122, 124 are extended to provide for connections 126 to other transputers t and connections 128 direct to corresponding switch circuits in other, similar devices. The transputers t correspond to the transputers T_x , T_y , T_z , T_t of Fig 1. Connections through the switch circuits 122, 124 are also made to a control transputer C having associated

bulk memory and corresponding to the transputer T_{mem} of Fig 1.

The additional connections can be provided in the circuits 122, 124 by providing additional terminals to the circuits, the circuits being able to connect the links in any permutation to the links on the other side. These switch circuits could be pairs of Benes or cross-bar networks. The switching networks would preferably be controlled by a further transputer not shown in Fig 12.

In Fig 12, the transputers t have two links connected to the circuit 122 or 124, for connections within the device 120, and two links available for external connection. Alternatively, all four links could be connected to the circuit 122 or 124, with external connections being available only over the connections 128, but controlled by the transputers t.

In use of the device, the control transputer C receives an instruction for the device. The instruction is broken down by the transputer C into instructions for the transputers T, and the necessary network of connections between the transputers T is determined. The network itself is then broken down as described above to find derived networks determining the necessary settings of the circuits 122 and 124. Instructions to the transputers T and, if appropriate, the transputers t are then sent through the circuits 122, 124. Finally, the circuits 122, 124 are instructed to construct the derived networks. Execution of the instruction can then begin. Means by which the control transputer C controls the switch circuits 122, 124 are not shown, but may be similar to those described above in relation to the first embodiment.

It has been found that the circuit of Fig 10 may be replaced by the simpler circuit of Fig 13, in which the switching is provided by replacing the switch 109 with a set of simple bidirectional two way interchange switches 130. The resultant circuit is still universal, but does not permit the transputers to be "labelled" in the manner described above; the order of two-link transputers in the ring is fixed.

One circuit 130 is provided corresponding to each transputer T. The transputers T form a notional ring. Each circuit 130 has four terminals labelled a, b, c and d. Terminal a is connected to the

South link of the associated transputer and terminal c to the North link of the next Transputer in the notional ring. Each terminal b is connected to the terminal d of the next switch in the notional ring. Each circuit 130 has two settings, it may either connect terminal a to c and b to d or may connect a to d and b to c, preferably under the control of a controlling transputer.

The circuit of Fig 13 may be further simplified to that of Fig 14, which has several circuits 130 absent as compared with Fig 13, but is otherwise identical. Similar simplifications can be achieved in networks using different numbers of transputers, by considering the possible partitioning of the set of transputers into rings.

The circuits of Fig 13 and 14 may be used to replace the switch 102 or 104 (but not both) in Fig 10 without loss of universality, but with loss of labelling. If, however, the switch circuit of Fig 13 is used, it remains possible to place any single transputer at an arbitary chosen point in the network.

A number of devices according to any embodiment described above can be combined to form a larger device, by using a network of connections between the devices. A preferred network 152 is shown in Fig 15. It comprises 16 devices 150 connected to form two cubes, one inside the other. Each device 150 is at the vertex of one of the cubes and is connected by connections 154 to three other devices along cube edges, and to the device 150 at the corresponding position on the other cube. The use here of geometrical terms such as "cube", "edge" etc is figurative. The geometry of the larger device can be varied, without changing the topology of the connections.

Although several of the embodiments described above use modified Benes networks, many other types of switch network could be used, chosen according to the versatility which the network is required to have, and taking account of practical considerations such as manufacturing costs and the suitability of a particular circuit for implementation in a particular technology. A cross-bar switch network is a possible alternative to the Benes networks.

- 17 -CLAIMS

- 1. A data processing device comprising a plurality of computers, a switch network for effecting connections between the computers, and control means which, in use, receives an instruction defining an algorithm to be executed by the device, translates the algorithm into sub-algorithms for execution in parallel by respective computers, programs the computers to execute the sub-algorithms, and controls the switch network to provide direct connections between any computers which must communicate for the execution of their respective sub-algorithms.
- 2. A device according to claim 1, wherein each computer is a transputer.
- 3. A device according to claim 1 or 2, wherein the instruction defines an OCCAM process and wherein the control means translates the OCCAM process into component OCCAM processes for execution by respective computers.
- 4. A device according to any preceding claim, wherein the switch network comprises a switch circuit having a first and a second plurality of connections for respective computer ports, and being operable under the control of the control means to connect the first plurality of connections in any permutation to the second plurality of connections.
- 5. A device according to claim 4, wherein at least some of the computers each have first and second data ports, all of the first ports being connected to respective connections of the said first plurality, and all of the second ports being connected to respective connections of the said second plurality.
- 6. A device according to claim 5, wherein at least some of the computers form a group each having a plurality of pairs of data ports, and wherein corresponding pairs of data ports from each computer of the group are connected to respective common switch

WO 87/01485 PCT/GB86/00514

- 18 -

circuits as aforesaid, the ports of each pair being connected, respectively, to one of the first plurality of connections and to one of the second plurality of connections.

- 7. A device according to claim 6, wherein each computer of the group has a number of ports for connection to other computers of the group, the said number being a power of two, and wherein the control means determines the network of connections required between the members of the group for the execution of the algorithm, derives from the said network a set of derived networks equivalent to the said network, each derived network requiring only two connections to any computer, and controls each switch circuit to connect the ports with the same topology as a respective derived network.
- 8. A device according to claim 4, wherein each computer has a plurality of ports for input and/or output, and the switch network comprises a like plurality of switch circuits for connecting corresponding ports of a computer to the corresponding port of any other computer.
- 9. A device according to any of claims 4 to 8, wherein the or each switch circuit comprises a Benes network.
- 10. A device according to claim 9, wherein the or at least one of the Benes networks is a modified Benes network which comprises an additional column of switches and wherein the auxiliary apparatus is connected into a connection between the additional column of switches and an adjacent column of switches in the Benes network, whereby computers may be connected to the interface means through the Benes network.
- 11. A device according to any preceding claim, further comprising interface means for providing input and output facilities for the device, and which may be connected to the transputers by means of the switch network.
- 12. A device according to claims 10 and 11, wherein the auxiliary


WO 87/01485 PCT/GB86/00514

- 19 - apparatus comprises the interface means.

- 13. A device according to claim 11 or 12, wherein the interface means comprises a transputer.
- 14. A device according to any preceding claim, wherein the control means may be connected to the computers by means of a switch network.
- 15. A device according to claims 14 and 10, wherein the auxiliary apparatus comprises the interface means.
- 16. A device according to any of claims 1 to 3, wherein at least some of the computers each have first and second data ports and form a notional ring of connectable computers, the device further comprising a notional ring of switch means each having four terminals and being operable to connect the first and second terminals in either permutation to the third and fourth terminals, the first terminal being connected to a first port of an associated computer of the ring of computers, the second terminal being connected to the fourth terminal of the next switch means in the ring of switches, and the third terminal being connected to the second port of the computer next in the ring of computers to the computer associated with that switch means.
- 17. A device according to claim 16, wherein a switch means as aforesaid is associated with every computer in the notional ring of computers.
- 18. A device according to any preceding claim, wherein each connection provided by the switch network is one bit wide.
- 19. A device according to any of claims 1 to 17, wherein each connection provided by the switch network is a duplex connection one bit wide in each direction.
- 20. A device according to any preceding claim, wherein the control

means comprises bulk memory accessible to the computers by communication with the control means.

- 21. A device according to claim 20, wherein the memory of each computer used for the execution of sub-algorithms is used for program storage only.
- 22. A device according to any preceding claim, wherein the control means comprises a transputer.
- 23. A data processing device substantially as described above with reference to the accompanying drawings.
- 24. A data processing device comprising a plurality of computers operable in parallel, means for providing communication between the computers, and control means controlling the computers and the communication means, wherein each computer is a device according to any preceding claim.
- 25. A device according to claim 24, comprising sixteen devices according to any of claims 1 to 23, and wherein the communication means connects the sixteen devices by means of connections having the topology of two cubes, each of the sixteen devices being at a respective cube vertex and being connected to three neighbouring devices along cube edges and to the device at the corresponding vertex of the other cube.



SUBSTITUTE SHEET






FIG. 2

Substitute Sheet



SUBSTITUTE SHEET



F10 4





FIG.5



6/10




FIG. 8







FIG.9




F1G. 10




F1G.11




F1G.12



F10.13



F1G.14



F1G.15



INTERNATIONAL SEARCH REPORT

International Application No PCT/GB 86/00514

1 Of a Polymortical Control and an arrangement of the state of the sta							
I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) According to International Patent Classification (IPC) or to both National Classification and IPC							
IPC: C OS F 15/16. C OS F 9/44							
IPC: G 06 F 15/16; G 06 F 9/44							
II. FIELDS SEARCHED							
Classification	Minimum Documer						
Classification System Classification Symbols							
IPC4							
	G 06 F						
	Documentation Searched other t	han Minimum Documentation					
		are included in the Fields Searched					
	MENTS CONSIDERED TO BE RELEVANT		D.J. and A. Claim No. 12				
Category •	Citation of Document, 11 with Indication, where app	ropriate, of the relevant passages 12	Relevant to Claim No. 13				
Y	EP, A2, 0111399 (INMOS)	20 June 1984					
	see page 66, lines		1-3,11,12,				
	claims 1,2 and 14-1		14,18,19,24				
ĺ							
Y	IEE Proceedings, vol. 1						
	October 1984 (Old Wo						
	Taylor: "Signal pro	cessing with					
	occam and the trans 610-614, see the en		1-3,18,19,				
	010-014, See the th	circ document	24				
Y	I.E.E.E. Electro, vol.						
	(New York, US) M.J.						
	a powerful data-flo						
	signal microprocess pages 1-5, see the		1,11,12,14,				
	pages 1-3, see the	entire document	24				
·							
Y	Proceedings of the 1983	International					
	Conference on Paral						
	August 23-26, 1983						
	Tsutomu Hoshino et	al.: "Highly	•/•				
Specia	il categories of cited documents: 19	"T" later document published after t	ne International filing date				
	ument defining the general state of the art which is not sidered to be of particular relevance.	or priority date and not in conflicted to understand the principle					
	ier document but published on or after the international g date	invention "X" document of particular relevant	e; the claimed invention				
"L" doc	ument which may throw doubts on priority claim(s) or	cannot be considered novel or involve an inventive step	cannot be considered to				
which is cited to establish the publication date of another citation or other special reason (as specified) "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the							
"O" document referring to an oral disclosure, use, exhibition or other means "O" document is combined with one or more other such documents, such combination being obvious to a person skilled							
"P" document published prior to the international filing date but later than the priority date claimed "a" document member of the same patent family							
IV. CERTIFICATION							
Date of the Actual Completion of the International Search Date of Mailing of this International Search Report							
19th November 1986							
4 Jr.d. 1981							
International Searching Authority Signature of Authorized Officer 1							
	EUROPEAN PATENT OFFICE	I M VANIMOI III	λ				

III. DOCU	T)	
Category *	Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No
	parallel processor array "PAX" for wide scientific applications", pages 95-105, see page 96, left-hand column, lines 1-24; page 96, right-hand column lines 8-17	1
Y	The 5th International Conference on Distributed Computing Systems, May 13-17, 1985 (New York, US) M.Lee et al.: "Network facility for a reconfigurable computer architecture", pages 264-271, see page 265, left-hand column, lines 1-5; figure 2; page 270, left-hand column, line 15 - page 271, left-hand column, line 13; figures 12-14	1,4,5,8,9
Y	no. 2, February 1982 (New York, US) D. Nassimi et al.: "Parallel algorithms to set up the benes permutation network", pages 148-154, see page 148, left-hand column, line 1 right-hand column, line 5; figures 1,2 (cited in the application)	1,4,5,8,9
A	IEEE Transactions on Computers, vol. C-33, no. 4, April 1984 (New York,US) L.N. Bhuyan et al.: "Generalized hypercube and hyperbus structures for a computer netwok", pages 323-333 see the entire document	1,24,25
P,Y	Computer Design, vol. 24, no. 11, 1 September 1985 (Littleton, US) R. Asbury et al.: "Concurrent computers ideal for inherently parallel problems", pages 99-102,104,106,107 see figure on page 101	1,24,25
		! :

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

INTERNATIONAL APPLICATION NO. PCT/GB 86/00514 (SA 14412)

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 03/12/86

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP-A- 0111399	20/06/84	EP-A- EP-A- EP-A- JP-A- JP-A- JP-A- JP-A-	0110642 0110643 0113178 0113516 59133647 59133650 59133662 59149543 59194256	13/06/84 13/06/84 11/07/84 18/07/84 01/08/84 01/08/84 01/08/84 27/08/84 05/11/84