

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
30 September 2004 (30.09.2004)

PCT

(10) International Publication Number
WO 2004/084268 A2

(51) International Patent Classification⁷: **H01L**

(21) International Application Number:
PCT/US2004/007564

(22) International Filing Date: 12 March 2004 (12.03.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/455,226 13 March 2003 (13.03.2003) US
60/470,584 14 May 2003 (14.05.2003) US
60/545,442 17 February 2004 (17.02.2004) US

(71) Applicant (for all designated States except US): **ASM AMERICA, INC.** [US/US]; 3440 East University Drive, Phoenix, Arizona 85034-7200 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **BRABANT, Paul, D.** [US/US]; 4347 E. Kachina Trail, Phoenix, Arizona 85044 (US). **ITALIANO, Joseph, P.** [US/US]; 15833 S. 38th Street, Phoenix, Arizona 85048 (US). **ARENA, Chantal, J.** [FR/US]; 3847 E. Ivyglen Circle, Mesa,

Arizona 85025 (US). **TOMASINI, Pierre** [FR/US]; Red Rock Villa #3097, Building 14, 5401 E. Van Buren Street, Phoenix, Arizona 85008 (US). **RAAIJMAKERS, Ivo** [NL/NL]; Soestdijkweg 389, Bilthoven, 3723 HD (AN). **BAUER, Matthias** [DE/DE]; Albert-Schweitzer-Strasse 7, 72585 Riederich (DE).


(74) Agent: **DELANEY, Karoline, A.**; 2040 Main Street, Fourteenth Floor, Irvine, California 92614 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),

[Continued on next page]

(54) Title: EPITAXIAL SEMICONDUCTOR DEPOSITION METHODS AND STRUCTURES



(57) Abstract: Methods for depositing epitaxial films such as epitaxial Ge and SiGe films. During cooling from high temperature processing (305) to lower deposition temperatures (315) for Ge-containing layers, Si or Ge compounds are provided (310) to the substrate. Smooth, thin, relatively defect-free Ge or SiGe layers (110) result. Retrograded relaxed SiGe (115) is also provided between a relaxed, high Ge-content seed layer (110) and an overlying strained layer (120).



Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

- *without international search report and to be republished upon receipt of that report*

EPITAXIAL SEMICONDUCTOR DEPOSITION METHODS AND STRUCTURES

Background of the Invention

Field of the Invention

5 This invention relates to methods for depositing silicon (Si) and germanium (Ge) in various manufacturing process, such as in semiconductor manufacturing. More particularly, this invention relates to methods for depositing epitaxial films such as epitaxial $\text{Si}_x\text{Ge}_{1-x}$ films, in which x is in the range from zero to one.

10 Description of the Related Art

$\text{Si}_x\text{Ge}_{1-x}$ films are used in a wide variety of semiconductor applications. An issue that often arises during the production of these materials is the lattice strain that may result from heteroepitaxial deposition. A “heteroepitaxial” deposited layer is an epitaxial or single crystal film that has a different composition than the single crystal substrate onto
15 which it is deposited. A deposited epitaxial layer is said to be “strained” when it is constrained to have a lattice structure in at least two dimensions that is the same as that of the underlying single crystal substrate, but different from its inherent lattice constant. Lattice strain occurs because the atoms in the deposited film depart from the positions that they would normally occupy in the lattice structure of the free-standing, bulk material when
20 the film deposits in such a way that its lattice structure matches that of the underlying single crystal substrate. For example, heteroepitaxial deposition of a Ge-containing material such as SiGe or Ge itself onto a single crystal Si substrate generally produces compressive lattice strain because the lattice constant of the deposited Ge-containing material is larger than that of the Si substrate. The degree of strain is related to the thickness of the deposited layer
25 and the degree of lattice mismatch between the deposited material and the underlying substrate.

 Strain is in general a desirable attribute for active device layers, since it tends to increase the mobility of electrical carriers and thus increase device speed. In order to produce strained layers on conventional silicon structures, however, it is often helpful to
30 create a strain relaxed, intermediate heteroepitaxial layer to serve as a template for a further strained layer that is to remain strained and serve as an active layer with increased carrier mobility. These intermediate films are often provided by a relaxed $\text{Si}_x\text{Ge}_{1-x}$ “buffer” layer

over single crystal unstrained silicon (e.g., wafer surface), which can be engineered to provide the desired strain of an overlying layer (e.g., strained silicon layer).

Many microelectronic devices incorporate Ge-containing layers such as SiGe. To provide increased device performance, it is usually advantageous to have a relatively high
5 germanium content in the SiGe layer. When deposited onto a single crystal Si substrate or layer, greater amounts of germanium generally increase the amount of strain. Generally, the higher the Ge content, the greater the lattice mismatch with underlying Si, up to pure Ge, which has a 4% greater lattice constant compared to silicon. As the thickness of the SiGe layer increases above a certain thickness, called the critical thickness, the SiGe layer
10 relaxes automatically to its inherent lattice constant, which requires the formation of misfit dislocations at the film/substrate interface. The critical thickness depends upon temperature (the higher the temperature, the lower the critical thickness) and mismatch due to germanium content (the higher [Ge], the lower the critical thickness). For example, SiGe containing about 10% germanium has a critical thickness of about 300 Å at about 700°C for
15 an equilibrium (stable) strained film and about 2,000 Å for a metastable, strained film on Si<100>. If it is desirable to maintain the strain, the thickness is kept below the critical thickness and a cap layer is often applied to the strained heteroepitaxial layer to maintain the (metastable) strain of the SiGe layer during subsequent processing steps, e.g., to facilitate the formation of an emitter-base junction at the desired depth within the structure.

20 Although sometimes the relaxation is desired, when forming a buffer for subsequent strained deposition, the relaxation should be controlled to avoid some types of dislocations, such as vertically propagating or threading dislocations. Such dislocations lead to reduced carrier mobility, current leakage, reduced device performance and even device failure.

The quality of a deposited epitaxial layer generally depends on the cleanliness and
25 crystal quality of the substrate onto which it is deposited. Since the substrate surface acts as a template for the deposited layer, any substrate surface contamination tends to degrade the quality of the deposited layer. Many epitaxial deposition processes employ a so-called "bake" step in which the substrate is heated to drive off surface contaminants such as oxygen and carbon immediately prior to epitaxial deposition.

30

Summary of the Invention

One aspect of the invention provides a method for depositing an epitaxial Ge-containing layer, comprising

- heating a single crystal Si structure to a first temperature;
- cooling the single crystal Si structure to a second temperature during a cooling time period;
- contacting the single crystal Si structure with a surface active compound during at least a portion of the cooling time period; and
- depositing an epitaxial layer over the single crystal Si structure at the second temperature.

Another aspect provides a process for forming a strained semiconductor layer over a substrate, comprising:

- forming a relaxed epitaxial Ge layer over the substrate;
- depositing a relaxed epitaxial SiGe alloy layer onto the relaxed epitaxial Ge layer, the relaxed SiGe alloy layer having an increasing Si content with distance from an interface with the relaxed epitaxial Ge layer; and
- depositing a strained epitaxial semiconductor layer onto the relaxed epitaxial SiGe alloy layer.

Another aspect provides a semiconductor structure, comprising

- a single crystal Si structure;
- an epitaxial Ge layer deposited on the single crystal Si layer; and
- a SiGe alloy layer deposited on the epitaxial Ge layer.

Another aspect provides an epitaxial semiconductor deposition system, comprising

- a deposition chamber configured to support at least one workpiece;
- a surface active compound source vessel containing a surface active compound, the surface active compound source vessel being operatively connected to the chamber to allow the surface active compound to flow into chamber;
- a germanium source vessel containing a germanium precursor, the germanium source vessel being operatively connected to the chamber to allow the germanium precursor flow into the chamber;
- a heater configured to heat the at least one workpiece; and
- a computer operatively connected to and set to control flow of the surface active compound and the germanium precursor, and to control the temperature of

the workpiece to conduct in sequence a high temperature process step, a cooling step and a low temperature Ge-containing epitaxial deposition step, wherein the controls provide the surface active compound to the at least one workpiece during at least a lower temperature portion of the cooling step.

5 Another aspect provides a method for depositing an epitaxial Ge layer, comprising providing substrate having a single crystal semiconductor surface disposed within a reactor;

heating the substrate to a first temperature of about 450°C or higher;

10 cooling the substrate to a second temperature during a cooling time period, the reactor having a reactor pressure in the range of about 0.001 Torr to about 760 Torr during said cooling period;

contacting the single crystal semiconductor surface with a surface active compound selected from the group consisting of Si precursors and Ge precursors during at least a portion of the cooling time period; and

15 depositing an epitaxial Ge layer onto the single crystal semiconductor surface at the second temperature.

Another aspect provides a method for depositing an epitaxial Ge layer. The method includes:

20 providing a single crystal Si substrate disposed within a single wafer reactor; heating the single crystal Si substrate to a first temperature of about 600°C or higher;

cooling the single crystal Si substrate to a second temperature of about 450°C or less during a cooling time period, the reactor having a reactor pressure in the range of about 1 Torr to about 100 Torr during said cooling time period; and

25 depositing an epitaxial Ge layer over the single crystal Si substrate at the second temperature. .

Another aspect provides a multi-layer semiconductor structure comprising:

an underlying single crystal silicon structure; and

30 an overlying epitaxial germanium layer directly over the silicon structure having an as-deposited threading dislocation density of about 10^7 defects/cm² or less, as measured by an etch pit decoration method, and an as-deposited surface

roughness of about 20 Å rms or less, as measured by atomic force microscopy across at least a 10 micron x 10 micron window.

These and other aspects are described in greater detail below.

5 Brief Description of the Drawings

These and other aspects of the invention will be readily apparent from the following description and from the appended drawings (not to scale), which are meant to illustrate and not to limit the invention, and wherein:

Figure 1 is a partially schematic cross-sectional view of a single wafer chamber for
10 processing wafers in accordance with one embodiment of the present invention.

Figure 2 shows a schematic cross sectional view of a preferred multilayer film.

Figure 3 shows a schematic cross sectional view of a batch deposition system in accordance with another embodiment of the present invention.

Figure 4 shows a flowchart for a preferred deposition process.

Figure 5 shows a flowchart for a more particular preferred epitaxial Ge deposition process.

Figure 6 is a transmission electromicrograph (TEM) of a low temperature, smooth 50 nm germanium seed layer within an overlying high temperature 1 μm germanium bulk film formed by the methods described herein.

Figure 7 is a TEM of a 75-nm germanium seed layer formed by the methods described herein.

Figure 8 is a surface scan of an etch pit decorated (EPD) germanium film deposited in accordance with a preferred embodiment, illustrating about 10^7 defects/cm². The film was etched by using 35 mL AcOH, 10 mL HNO₃, 5 mL HF and 8 mg I₂, and shown in 1000x magnification of a surface 108 x 82 μm².

Figures 9-13 are surface scans of EPD germanium films deposited in accordance with the preferred embodiments having various levels and types of doping, illustrating less than 10^3 defects/cm².

Figure 14 is a surface roughness analysis of a germanium film deposited in accordance with the preferred embodiments, illustrating about 2.8 Å rms surface roughness.

Detailed Description of the Preferred Embodiments

This invention provides a number of embodiments involving methods for depositing $\text{Si}_{1-x}\text{Ge}_x$ films and the $\text{Si}_{1-x}\text{Ge}_x$ films deposited thereby, in which x is in the range from zero to one. Several embodiments provide a solution to the problem of single crystal Si surface contamination during deposition. For example, various semiconductor fabrication processes involve the deposition of a Ge-containing material onto a Si-containing substrate. "Substrate," as used herein, can refer to a bare wafer or to such a workpiece with layers already formed on it. Frequently, the Si-containing substrate is heated during a preceding process step (e.g., to deposit or clean an epitaxial Si layer) to a much higher temperature than that used for the subsequent deposition of the Ge-containing material, so that there is a cooling period between the two steps. In many cases, the difference in temperature between the two steps results from the higher decomposition temperatures used for the silicon precursor (e.g., silane) used to deposit a prior layer of Si-containing material, or the higher temperatures used during an initial reducing or bake step, and the lower decomposition temperatures used for the germanium precursor (e.g., germane) used to deposit the Ge-containing material. During this cooling period, it is highly desirable for the surface of the Si-containing substrate to be kept free of contamination by e.g., oxygen or carbon. Thus, traditional low pressure chemical vapor deposition systems have not been widely used for this purpose because of the contamination potential. Ultra-high vacuum systems have been used to prevent contaminants from contacting the surface, but such systems are not always convenient and may represent additional costs.

For example, single crystal Ge films are useful in a number of microelectronic and optoelectronic applications, but widespread use has been limited by the relatively high cost of Ge substrates as compared to Si. A potentially lower cost substrate may be formed by depositing a layer of single crystal Ge on a single crystal Si substrate. However, in practice the resulting single crystal Ge layers generally have a relatively high level of defects (particularly for thin Ge layers), which result from lattice mismatch between the underlying Si and the overlying Ge. Pure Ge has a lattice constant about 4% greater than that of pure Si. In addition, the surface of the deposited Ge is often much rougher than desired.

To prepare a single crystal Si substrate for epitaxial Ge deposition, the Si substrate is typically cleaned by baking at about 450°C or higher, often 900°C or higher. Since Ge films deposited at high temperatures generally have a high degree of surface roughness, the single crystal Si substrate is desirably cooled to a temperature of less than 600°C, more

preferably about 450°C or less. To minimize surface contamination, the cleaned Si substrate is generally maintained under vacuum during cooling, and subsequent Ge deposition is typically conducted at very low pressures by Ultra High Vacuum Chemical Vapor Deposition (UHVCVD) or Molecular Beam Epitaxy (MBE).

5 However, such low pressure deposition may be slower than desired for some fabrication processes, and impractical for production worthy single wafer deposition tools, and the resulting single crystal Ge layer typically has a relatively high level of defects. For example, a threading defect density (TDD) of about 10^{10} defects/cm² has been reported for an epitaxial Ge film deposited on a Si substrate by UHVCVD. The defect density was
10 reduced to about 10^7 defects/cm² by annealing, but in some process flows the additional annealing step may be undesirable.

 In one embodiment of the instant invention, the high temperature Si-containing surface is protected from contamination during cooling by contacting the Si-containing surface (e.g., epitaxial Si substrate) with a surface active compound, preferably a Si or Ge
15 source chemical, during a least part of the time that the surface is cooling. The term “surface active compound” refers to a chemical compound that protects a single crystal Si-containing surface from contamination without interfering with the epitaxial or heteroepitaxial deposition of the subsequent layer. The surface active compound is most preferably a Si compound.

20 Without being limited by theory, the surface active compounds may exert their surface protective effect by various mechanisms. One possible mechanism is that the surface active compound forms a physisorbed protective layer on the surface that limits the ability of oxygen and carbon to contaminate the surface. In this mechanism, the surface active compound does not form a permanent chemical bond to the surface, and thus is
25 easily displaced by the Si and/or Ge precursor(s) used to deposit the next layer. Surface active compounds acting by this mechanism preferably contain Si or Ge, but the presence of these elements is not required because the subsequent displacement of the surface active compound reduces or eliminates the potential for surface contamination by other elements in the surface active compound.

30 Another possible mechanism may be operative in surface active compounds that contain Si or Ge as well as additional ligands. During cooling, the Si or Ge in the surface active compound forms a chemical bond to the Si-containing surface (chemisorption).

Multiple layers of the surface active compound may be deposited on the surface during the cool down. At least a portion of the ligand(s) in the surface active compounds are then displaced, e.g., by the Si and/or Ge precursor(s) used to deposit the next layer, and/or by a third component that removes part or all of the surface active compound. When only part
5 of the surface active compound is removed, some of the Si or Ge originally in the surface active compound is then incorporated into the resulting layer formed by subsequent deposition using Si and/or Ge precursor(s). Other mechanisms may also be operative. Thus, while discussion of the various embodiments herein may include a reference to a particular operative mechanism, it will be understood that such reference is for the purposes
10 of illustration and that other mechanisms may be operative in a particular situation.

Regardless of the operative mechanism, it has been found that such surface active compounds decrease or prevent contamination and thus improve the quality of subsequently deposited Ge-containing materials (e.g., epitaxial Ge and SiGe). Preferably, the surface active compound undergoes little or no thermal decomposition under the conditions and
15 during the time that the Si-containing surface is cooling, so that deposition on the Si-containing surface during that time is minimized or avoided. Furthermore, the surface active compound is selected to not condense on the Si-containing surface during cooling. Regardless of the operative mechanism, the surface active compound is preferably a silane (e.g., silane, disilane, or trisilane), a germane (e.g., germane, digermane), halogermane
20 (e.g., chlorogermanes), an organosilane (e.g., alkylsilane, arylsilane, or alkylarylsilane), or a halosilane that does not undergo significant thermal decomposition at the temperature and pressure conditions present during cooling. Depending on the cooling conditions, preferred surface active compounds include silane, disilane, trisilane, chlorosilane, dichlorosilane, trichlorosilane, tetrachlorosilane, methylsilane, dimethylsilane, trimethylsilane,
25 tetramethylsilane, germane, digermane, dichlorogermane, trichlorogermane, tetrachlorogermane, etc. Si compounds are in general preferred over Ge compounds for the surface active compound because deposition during cooling will be minimized and any deposited silicon will have a reduced tendency (compared to Ge) to agglomeration during the cooling from high temperatures, although use of certain halogermanes (e.g.,
30 chlorogermanes) as the surface active compound advantageously will exhibit minimal germanium deposition during the cool down. Dichlorosilane (DCS) has been found

particularly effective in experiments, as discussed further below. It will be understood that mixtures of the above-noted chemicals can also be employed in some circumstances.

As mentioned above, the high temperature Si-containing surface is preferably protected from contamination during cooling by contacting the Si-containing surface (e.g., epitaxial Si layer) with a surface active compound during at least part of the time that the surface is cooling. This embodiment is preferably conducted by first heating an epitaxial Si layer or bare wafer to a first preferred temperature of about 450°C or higher, more preferably about 600°C or higher, and in the illustrated embodiment is about 900°C or higher. Such heating may take place during deposition of the epitaxial Si layer using a silicon precursor, e.g., silane, or during baking to sublime native oxides and/or drive off surface contaminants. In either case, a single crystal Si substrate is then cooled to a second temperature during a cooling period. The second temperature may be any temperature that is lower than the first temperature, and is preferably in a range that is appropriate for a subsequent heteroepitaxial deposition. In a preferred embodiment, the subsequent deposition forms a Ge-containing layer, e.g., an epitaxial Ge layer. For example, it has been found that the deposition of epitaxial Ge onto single crystal Si at temperatures higher than 450°C using germane tends to result in incomplete surface coverage (for very thin films) and rough surfaces (for thicker films), possibly resulting from the formation of clusters or islands of deposited Ge atoms. Therefore, deposition using germane is preferably conducted at temperatures in the range of about 300°C to about 450°C, more preferably in the range of about 300°C to about 350°C. Temperature dependence of the islanding effect is illustrated, e.g., in Schöllhorn et al., "Coalescence of germanium islands on silicon," Thin Solid Films, Vol. 336 (1998), pp. 109-111.

To reduce or prevent contamination during the cooling period (e.g., between a bake step or the epitaxial Si deposition using silane and the later time that the epitaxial Ge or SiGe is deposited using germane), the epitaxial Si surface is preferably contacted with a surface active compound during at least part of the cooling period. Depending on the cooling conditions, preferred surface active compounds for this purpose include silanes (e.g., silane, disilane, and trisilane), halosilanes (e.g., chlorosilane, dichlorosilane, trichlorosilane, and tetrachlorosilane), alkylsilanes (e.g., methylsilane, dimethylsilane, trimethylsilane and tetramethylsilane), germanes (e.g., germane, digermane) and halogermanes (e.g., dichlorogermane, trichlorogermane, tetrachlorogermane). For example,

in a preferred embodiment, an epitaxial silicon substrate is cooled to a temperature in the range of about 300°C to about 450°C. During cooling, the single crystal silicon substrate is preferably contacted with a surface active compound that undergoes little or no thermal decomposition under the cooling conditions (e.g., temperature, pressure, cooling rate).

5 Dichlorosilane and trichlorosilane are examples of particularly preferred surface active compounds suitable for use in this embodiment. The contacting of the surface active compound with the Si-containing substrate during the cooling period is preferably carried out by flowing or diffusing the surface active compound across the surface of the substrate. Routine experimentation may be used to select a flow rate that supplies an amount of

10 surface active compound to the surface that is effective to reduce or avoid contamination during cooling.

After cooling to the second temperature, the deposition of the Ge-containing layer is preferably carried out by contacting the epitaxial Si surface with a germanium precursor. Preferred germanium precursors include germane, digermane and trigermane. Preferably,

15 the second temperature is in the range of about 300°C to about 450°C. The Ge-containing layer is preferably an epitaxial Ge-containing layer having a Ge content in the range of about 50 atomic % to about 100 atomic %, more preferably about 99 atomic % Ge or higher. In a preferred embodiment, the Ge-containing layer is epitaxial Ge (doped or undoped). The Ge-containing layer may be a SiGe layer, in which case the germanium

20 precursor preferably further comprises a silicon precursor that can be different from the surface active compound, such as disilane or trisilane (which tend to have lower decomposition temperatures than silane). Typically, the silicon precursor decomposes or otherwise reacts during deposition, e.g., during epitaxial chemical vapor deposition (CVD). The relative amounts of germanium precursor and silicon precursor may be held relatively

25 constant during the deposition, or varied to provide a graded SiGe layer.

Heating of the single crystal Si structure (including deposition, if desired), cooling, contacting with a surface active compound, contacting with a germanium precursor (and silicon precursor, if any) and subsequent deposition of the Ge-containing layer are all preferably conducted in a suitable chamber. Examples of suitable chambers include batch

30 furnaces and single wafer reactors. An example of a preferred chamber is a single-wafer, horizontal gas flow reactor, preferably radiatively heated. Suitable reactors of this type are commercially available, and preferred models include the Epsilon® series of single wafer

epitaxial reactors commercially available from ASM America, Inc. of Phoenix, Arizona. Figure 1 illustrates such a reactor. While the processes described herein can also be employed in alternative reactors, such as a showerhead arrangement, benefits in increased uniformity and deposition rates have been found particularly effective in the horizontal, single-pass, laminar gas flow arrangement of the Epsilon® chambers. A suitable manifold may be used to supply the silicon precursor, surface active compound, and germanium precursor to the thermal chemical vapor deposition chamber in which the deposition is preferably conducted. Preferred gas flow rates can be determined by routine experimentation, depending on the size of the deposition chamber.

Figure 1 illustrates a preferred single wafer chemical vapor deposition (CVD) reactor 10, including a quartz process or reaction chamber 12, constructed in accordance with a preferred embodiment, and for which the methods disclosed herein have particular utility. While originally designed to optimize epitaxial deposition of silicon on a single substrate at a time, the inventors have found the superior processing control to have utility in CVD of a number of different materials, including SiGe and Ge films. Moreover, the illustrated reactor 10 can safely and cleanly accomplish multiple deposition steps in the same chamber 12, as will be apparent from the discussion of the preferred processes, discussed below. As noted below, the basic configuration of the reactor 10 is available commercially under the trade name Epsilon® from ASM America, Inc. of Phoenix, AZ.

A plurality of radiant heat sources is supported outside the chamber 12 to provide heat energy in the chamber 12 without appreciable absorption by the quartz chamber 12 walls. While the preferred embodiments are described in the context of a "cold wall" CVD reactor for processing semiconductor wafers, it will be understood that the processing methods described herein will have utility in conjunction with other heating/cooling systems, such as those employing inductive or resistive heating.

The illustrated radiant heat sources comprise an upper heating assembly of elongated tube-type radiant heating elements 13. The upper heating elements 13 are preferably disposed in spaced-apart parallel relationship and also substantially parallel with the reactant gas flow path through the underlying reaction chamber 12. A lower heating assembly comprises similar elongated tube-type radiant heating elements 14 below the reaction chamber 12, preferably oriented transverse to the upper heating elements 13. Desirably, a portion of the radiant heat is diffusely reflected into the chamber 12 by rough specular reflector plates (not

shown) above and below the upper and lower lamps 13, 14, respectively. Additionally, a plurality of spot lamps 15 supply concentrated heat to the underside of the substrate support structure (described below), to counteract a heat sink effect created by cold support structures extending through the bottom of the reaction chamber 12. Each of the elongated tube type heating elements 13, 14 is preferably a high intensity tungsten filament lamp producing radiant heat energy transmitted through the walls of the reaction chamber 12 without appreciable absorption. As is known in the art of semiconductor processing equipment, the power of the various lamps 13, 14, 15 can be controlled independently or in grouped zones in response to temperature sensors.

A workpiece, preferably comprising a silicon wafer 16, is shown supported within the reaction chamber 12 upon a substrate support structure 18. The illustrated support structure 18 includes a substrate holder 20, upon which the wafer 16 rests, and a support spider 22. The spider 22 is mounted to a shaft 24, which extends downwardly through a tube 26 depending from the chamber lower wall. Preferably, the tube 26 communicates with a source of purge or sweep gas which can flow during processing, inhibiting process gases from escaping to the lower section of the chamber 12. Sweep gas preferably also flows horizontally beneath the wafer to aid in minimizing contaminant leakage from below.

A plurality of temperature sensors is positioned in proximity to the wafer 16. The temperature sensors may take any of a variety of forms, such as optical pyrometers or thermocouples. In the illustrated embodiment, the temperature sensors comprise thermocouples, including a first or central thermocouple 28, suspended below the wafer holder 20 in any suitable fashion. The illustrated central thermocouple 28 passes through the spider 22 in proximity to the wafer holder 20. The reactor 10 further includes a plurality of secondary or peripheral thermocouples, also in proximity to the wafer 16, including a leading edge or front thermocouple 29, a trailing edge or rear thermocouple 30, and a side thermocouple (not shown). Each of the peripheral thermocouples is housed within a slip ring 32, which surrounds the substrate holder 20 and the wafer 16. Each of the central and peripheral thermocouples are connected to a temperature controller, which sets the power of the various heating elements 13, 14, 15 in response to the readings of the thermocouples.

In addition to housing the peripheral thermocouples, the slip ring 32 absorbs and emits radiant heat during high temperature processing, such that it compensates for a tendency toward greater heat loss or absorption at wafer edges, a phenomenon which is known to occur

due to a greater ratio of surface area to volume in regions near such edges. By minimizing edge losses, slip ring 32 can reduce the risk of radial temperature non-uniformities across the wafer 16. The slip ring 32 can be suspended by any suitable means. For example, the illustrated slip ring 32 rests upon elbows 34, which depend from a front chamber divider 36, and a rear chamber divider 38. The dividers 36, 38 desirably are formed of quartz. In some arrangements, the rear divider 38 can be omitted.

The illustrated reaction chamber 12 includes an inlet port 40 for the injection of reactant and carrier gases, and the wafer 16 can also be received therethrough. An outlet port 42 is on the opposite side of the chamber 12, with the wafer support structure 18 positioned between the inlet 40 and outlet 42.

An inlet component 50 is fitted to the reaction chamber 12, adapted to surround the inlet port 40, and includes a horizontally elongated slot 52 through which the wafer 16 can be inserted. A generally vertical inlet 54 receives gases from gas sources and communicates such gases with the slot 52 and the inlet port 40. While not separately illustrated in Figure 1, the skilled artisan will readily appreciate in view of the disclosure herein that the gas sources preferably include hydrogen, silicon and germanium precursors, and that controls (e.g., preprogrammed computer) are provided and configured to conduct a sequence of steps as described herein, including bleeding the surface active compound into the chamber during a cool down step prior to Ge-containing deposition. The inlet 54 can include gas injectors as described in U.S. Patent No. 5,221,556, issued Hawkins et al., or as described with respect to Figures 21-26 in U.S. Patent Application No. 08/637,616, filed April 25, 1996, the disclosures of which are hereby incorporated by reference. Such injectors are designed to maximize uniformity of gas flow for the single-wafer reactor.

An outlet component 56 similarly mounts to the process chamber 12 such that an exhaust opening 58 aligns with the outlet port 42 and leads to exhaust conduits 59. The conduits 59, in turn, can communicate with suitable vacuum means (not shown) for drawing process gases through the chamber 12. In the preferred embodiment, process gases are drawn through the reaction chamber 12 and a downstream scrubber (not shown). A pump or fan is preferably included to aid in drawing process gases through the chamber 12, and to evacuate the chamber for reduced pressure processing, i.e., below atmospheric pressure but well above UHV-CVD pressure ranges, as discussed below.

The illustrated reactor 10 also includes a source 60 of excited species, preferably positioned upstream from the chamber 10. The excited species source 60 of the illustrated embodiment comprises a remote plasma generator, including a magnetron power generator and an applicator along a gas line 62. An exemplary remote plasma generator is available commercially under the trade name TR-850 from Rapid Reactive Radicals Technology (R3T) GmbH of Munich, Germany. In the illustrated embodiment, microwave energy from a magnetron is coupled to a flowing gas in an applicator along a gas line 62. A source of precursor gases 63 is coupled to the gas line 62 for introduction into the excited species generator 60. A source of carrier gas 64 is also coupled to the gas line 62. One or more further branch lines 65 can also be provided for additional reactants. As is known in the art, the gas sources 63, 64 can comprise gas tanks, bubblers, etc., depending upon the form and volatility of the reactant species. Each gas line can be provided with a separate mass flow controller (MFC) and valves, as shown, to allow selection of relative amounts of carrier and reactant species introduced to the generation 60 and thence into the reaction chamber 12. The excited species generator can be employed for plasma enhanced deposition, but in the illustrated embodiment is employed for exciting etchants for cleaning the chamber 12 of excess deposition when no wafer is housed in the chamber 12.

The total volume capacity of a single-wafer process chamber 12 designed for processing 200 mm wafers, for example, is preferably less than about 30 liters, more preferably less than about 20 liters, and most preferably less than about 10. The illustrated chamber 12 has a capacity of about 7.5 liters. Because the illustrated chamber 12 is divided by the dividers 32, 38, wafer holder 20, ring 32, and the purge gas flowing from the tube 26, however, the effective volume through which process gases flow is around half the total volume (about 3.77 liters in the illustrated embodiment). Of course, it will be understood that the volume of the single-wafer process chamber 12 can be different, depending upon the size of the wafers for which the chamber 12 is designed to accommodate. For example, a single-wafer processing chamber 12 of the illustrated type, but for 300 mm wafers, preferably has a capacity of less than about 100 liters, more preferably less than about 60 liters, and most preferably less than about 30 liters. One 300 mm wafer processing chamber has a total volume of about 24 liters, with an effective processing gas capacity of about 11.83 liters.

Routine experimentation can be used to determine the deposition conditions (e.g., deposition temperature and deposition pressure) for any particular $\text{Si}_{1-x}\text{Ge}_x$ layer. As

discussed above, deposition temperatures for the Ge-containing layer are typically in the range of about 250°C to 600°C, more preferably about 300 to about 450°C, depending on the nature of the germanium precursor. For example, lower deposition temperatures tend to be more appropriate as the thermal stability of the precursor decreases. The total pressure
5 in the CVD chamber is in the range of about 10^{-5} Torr to about 800 Torr. In the case of the single wafer chamber of Figure 1, the pressure is preferably in the range of about 200 mTorr to about 760 Torr, even more preferably about 1 Torr to about 200 Torr, most preferably in the range of about 1 Torr to about 60 Torr.

Figure 2 illustrates a semiconductor structure **100** that can be provided in
10 accordance with one embodiment. The structure 100 comprises a single crystal Si structure **105** (e.g., epitaxial Si layer or single crystal Si wafer surface), a thin epitaxial Ge-containing layer **110** deposited on the single crystal Si structure **105**, and a $\text{Si}_{1-x}\text{Ge}_x$ layer **115** deposited on the epitaxial Ge-containing layer **110**, where x is in the range from zero to one. As discussed below, the epitaxial Ge-containing layer **110** preferably has a high Ge
15 content, more preferably 50 at. % to 100 at. % Ge, particularly pure Ge, and the $\text{Si}_{1-x}\text{Ge}_x$ layer **115** preferably comprises a lower Ge content SiGe alloy that serves as a relaxed buffer. It has been found that such films allow the $\text{Si}_{1-x}\text{Ge}_x$ layer to have a reduced defect density, both for a given thickness and absolutely. A preferred application for the combined thin epitaxial Ge layer and $\text{Si}_{1-x}\text{Ge}_x$ layer is as a relaxed buffer layer between an
20 underlying unstrained single crystal Si structure **105** and an overlying strained Si epitaxial layer **120**. The combined thin epitaxial Ge-containing layer **110** and $\text{Si}_{1-x}\text{Ge}_x$ layer **115** may also be used in other applications.

As noted, it has been found that a SiGe layer can be used as a relaxed buffer layer between an underlying unstrained single crystal Si structure and an overlying strained Si
25 epitaxial layer. In these structures, the SiGe layer (e.g., a graded SiGe layer) is deposited on the underlying unstrained single crystal Si structure. The SiGe layer may be strained initially, e.g., because it has a larger lattice constant than Si but the actual crystal is forced to align with the underlying unstrained single crystal Si structure. Ultimately, the SiGe layer is relaxed, such as by heating or deposition beyond the critical thickness, so that it
30 adopts its natural lattice constant, which is higher than the underlying unstrained epitaxial Si layer. The overlying strained epitaxial Si layer that is deposited on the relaxed SiGe layer is strained because it is forced to align with the larger lattice constant of the relaxed

SiGe buffer layer. Thus, use of the relaxed SiGe buffer layer provides a way to produce an overlying strained epitaxial Si layer.

However, it has been found that such use of SiGe often presents problems. For example, the relaxation of the SiGe typically produces various crystal defects (e.g., misfit dislocations and threading dislocations), since relaxation represents a transition in crystal structure from the smaller lattice constant of the underlying templating Si structure. Misfit dislocations are needed to allow the relaxation. The presence of threading dislocations in the SiGe, however, particularly near the upper SiGe surface, may introduce corresponding defects into the epitaxial Si layer that is deposited onto the SiGe layer. It has been found that the defect density can be reduced by using a thick graded SiGe buffer layer. As is known in the art, such thick graded SiGe buffer layers start with a high Si content and gradually introduce greater amounts of Ge as deposition proceeds until the desired proportion of Ge is left at the upper surface to set the crystal mismatch for an overlying strained layer. The critical thickness is thus higher than with a uniform composition at the target concentration, and when relaxation does occur, the threading dislocations tend to have a reduced density. But such thick layers are disfavored because of the cost and deposition time needed to produce them.

It has now been found that thinner $\text{Si}_{1-x}\text{Ge}_x$ (preferably SiGe) buffer layers may be used in such applications by placing a thin epitaxial Ge-containing layer with high Ge content (e.g., about 40 at. % or higher, more preferably 50 at. % or higher) between the underlying unstrained epitaxial Si layer and the $\text{Si}_{1-x}\text{Ge}_x$ buffer layer. This invention is not bound by theory, but it is believed that the thin epitaxial high Ge content layer provides a medium in which the gliding propagation of dislocations in the $\text{Si}_{1-x}\text{Ge}_x$ can proceed at a high velocity. "Horizontal" or gliding propagation velocity of the dislocations is higher when the Ge content is higher, so that the thin epitaxial Ge-containing layer (between the underlying unstrained single crystal Si structure and the $\text{Si}_{1-x}\text{Ge}_x$ layer) preferably has a higher Ge content than the overlying $\text{Si}_{1-x}\text{Ge}_x$ layer. See R. Hull, "Metastable strained layer configurations in the SiGe/Si system," (1999) EMIS Datareviews, Series No. 24: Properties of SiGe and SiGe:C, edited by Erich Kasper et al., INSPEC (2000), London, UK. Preferably, the thin epitaxial Ge-containing layer is an epitaxial Ge layer. The thickness of the thin epitaxial Ge-containing layer may be varied, depending on the defect density and thickness that can be tolerated in the overlying $\text{Si}_{1-x}\text{Ge}_x$ layer, but is preferably in the range

of from about 10 Å to 1 μm, more preferably about 10 Å to about 500 Å, and most preferably about 15 Å to about 300 Å.

The multilayer structure **100** (including the thin epitaxial Ge-containing layer) is preferably deposited as described herein, e.g., by depositing a high [Ge] Ge-containing layer **110** (e.g., epitaxial Ge) onto a single crystal Si substrate **105** after cooling the Si substrate in contact with a surface active compound. It will be understood, however, that the benefits of the structures and sequences for forming buffers as described below can be obtained without the surface active compound during cooling. The $\text{Si}_{1-x}\text{Ge}_x$ layer **115** deposited onto the thin epitaxial Ge-containing layer **110** preferably has a lower dislocation density than a comparable $\text{Si}_{1-x}\text{Ge}_x$ layer deposited directly onto the single crystal Si structure **105**. The $\text{Si}_{1-x}\text{Ge}_x$ layer **115** is preferably an epitaxial SiGe layer having a Ge content in the range of about 1 atomic % to about 99 atomic %, more preferably about 40 atomic % to about 80 atomic %. The $\text{Si}_{1-x}\text{Ge}_x$ layer **115** in accordance with this embodiment contains both Si and Ge (a SiGe alloy), such that the deposition is preferably conducted using a germanium precursor and a silicon precursor (e.g., silane, disilane, trisilane) as discussed above. The relative amounts of germanium precursor and silicon precursor may be held relatively constant during the deposition, or, preferably, varied to provide a graded SiGe layer.

As will be understood by the skilled artisan in view of the present disclosure, by starting with a high Ge content, dislocations generated by the lattice mismatch between the buffer structure and the underlying single crystal Si are largely taken up in the initial high Ge content (e.g., pure Ge) layer **110** and more readily glide out of the layer. This benefit is obtained even without a separate anneal step, though annealing can also be performed. The higher the initial Ge content, the greater the benefit, such that a “pure” Ge layer (with or without electrical doping) is most preferred. Such pure Ge has a very low critical thickness, which in combination with the ability to deposit thin, smooth continuous Ge films with minimal dislocation density, as described elsewhere herein, allows a very thin Ge film that relaxes naturally upon deposition. The overlying SiGe portion **115** of the buffer layer can then be graded to reduce Ge content until the desired proportion of Ge is left at the upper surface to set the crystal mismatch for an overlying strained layer. Grading can be accomplished by grading the deposition temperature, adjusting the deposition pressure, adjusting relative Ge- and Si-precursor flows, or by a combination of the three. For

example, for a high Ge content, low temperatures are preferably used to avoid islanding, and high pressure (e.g., 100 Torr) initially employed to aid in maintaining both high deposition rates and high Ge content. As the deposition proceeds and lower Ge content is desired, for some reactant combinations (e.g., DCS and GeH_4) temperature is preferably
5 increased and pressure decreased (to, e.g., 20 Torr). The SiGe layer **115** can be made thinner for a given density of dislocations, compared to known buffer deposition techniques. The described buffer can be described as “retrograde,” since the Ge concentration is inverted relative to conventional graded SiGe buffers. Grading can be more abrupt than with a conventional SiGe buffer, since the high Ge content at the
10 underlying Si/Ge interface allows dislocations to glide out more readily, such that the overall buffer thickness can be reduced without higher dislocation densities.

Preferably deposition of the graded SiGe layer **115** leaves a top surface with a Ge content between about 40% and 80%, more preferably about 45% to 60%. In one arrangement, the final Ge concentration is about 50%. Advantageously, 50% Ge enables
15 deposition of at least one strained semiconductor layer **120**, such as strained Si and/or strained Ge, over the SiGe buffer layer **115**.

At 50% Ge concentration, the lattice constant of the relaxed buffer is symmetrically larger and smaller than the lattice constant of pure Si and pure Ge, respectively. Thus, the strained semiconductor layer **120** can comprise both a strained Si and a strained Ge layer
20 over the buffer, in accordance with a dual channel CMOS design, described by Lee et al. of the Massachusetts Institute of Technology, for example in Lee et al. “Growth of strained Si and strained Ge heterostructures on relaxed $\text{Si}_{1-x}\text{Ge}_x$ by ultrahigh vacuum chemical vapor deposition,” J. Vac. Sci. Technol. B 22(1) (Jan/Feb 2004), the disclosure of which is incorporated herein by reference. As described by Lee et al., the strained Ge lower channel
25 provides highly enhanced hole or positive carrier mobility, while the strained Si upper channel provides highly enhanced electron or negative carrier mobility.

One of the problems described by Lee et al. is the ability to produce thin, smooth Ge films. Ge deposition techniques prior to the present disclosure have been found difficult, even with the UHVCVD techniques described by Lee et al. The Ge deposition techniques
30 described hereinabove have been found to produce excellent film quality under commercially viable, including pressures above 200 mTorr. Thus, in a particularly preferred embodiment, after formation of the relaxed SiGe buffer layer **115**, as described

above, the substrate can again be cooled, surface active compound (preferably a Si or Ge precursor) is provided during at least part of the cool down (e.g., from 600-800°C down to the Ge deposition temperature), and the strained Ge layer is deposited at the lower temperature.

5 Furthermore, Lee et al. found difficulties keeping their strained Ge films (which must be kept extremely thin to avoid relaxation) smooth during subsequent high temperature processing. Lee et al. accordingly deposited their strained Si layer over the Ge layer at very low temperatures, such that a 3 nm Si layer took 1.5 hours to deposit. As a solution to this issue, in accordance with a preferred embodiment, after deposition of a strained Ge layer and prior to further processing at temperature that would cause agglomeration of the Ge film, a Si cap layer is formed *in situ* over the Ge film at low temperatures. Preferably trisilane is employed as the Si precursor for this deposition, such that commercially reasonable deposition speeds can be obtained even at low temperatures. Preferably the substrate temperature is kept between about 325°C and 475°C during the Si deposition, more preferably between about 400°C and 450°C. Despite the low temperatures, using trisilane at pressures in the preferred range of 1 Torr to 100 Torr with trisilane mass flow rates of about 5 mg/min to 50 mg/min can deposit Si at rates of 5 Å/min to 50 Å/min. Advantageously, if deposited with high quality crystallinity, the Si cap layer can be used as the strained epitaxial Si layer of a dual channel device, and will serve as protection against Ge agglomeration during subsequent processing at higher temperatures whether the Si is epitaxial, amorphous or polycrystalline. For example, after a sufficiently thick Si cap layer has been formed, temperatures can be increased to about 400°C to 525°C to increase deposition speed.

25 In summary, methods described herein can be employed to produce high quality epitaxial semiconductor films using the preferred process flow set forth in bullet point below. It will be understood that variations to or omissions from the list below can be made while still obtaining benefits of the process. It will be understood that the entire sequence can be conducted *in situ* within a single deposition chamber, such as an Epsilon® 3000 reactor from ASM America, Inc.

- 30
 - high temperature processing (e.g., hydrogen baking or Si/SiGe deposition)
 - cooling while bleeding surface active compound to the substrate (e.g., DCS)
 - epitaxially deposit relaxed Ge layer at lower temperatures

- epitaxially deposit relaxed SiGe, retrograded from Ge to SiGe with 50% Ge content
- optionally *in situ* anneal to drive out defects and smooth compositional grading
 - cooling while bleeding surface active compound to the substrate (e.g., DCS)
- 5 ◦ epitaxially deposit strained Ge layer at lower temperatures
- deposit Si cap layer using trisilane (could serve as strained epi-Si of dual channel device)

The optional anneal can be a spike anneal. For example, in the Epsilon® reactors, temperature can be ramped as quickly as 200°/sec until a peak temperature of 950-1150°C is reached. Even without any plateau annealing, such a spike anneal can be sufficient to drive out defects, particularly given the high Ge content at the lower interface. If the buffer layer is thin and sharply graded (e.g., 50 nm), even such a rapid anneal will diffuse Ge out of the lower seed layer into the overlying SiGe alloy and generally flatten the Ge profile. A thicker buffer layer (e.g., 500 nm) will maintain the Ge seed layer and distinctive retrograde profile after such rapid annealing.

The methods described herein also have particular benefit for depositing Si and Ge in a batch furnace. Batch furnaces typically have an elongated process chamber that is generally in the shape of a tube and is surrounded by heating elements. Typically, semiconductor wafers are loaded into the furnace with the wafer faces oriented perpendicular to the elongate axis of the tube. Inside the furnace, the wafers are spaced apart, with limited spacing between the wafers to allow for gas diffusion between and contact with the wafers. Typically, process gases are supplied to the interior of the furnace from one end of the furnace. In some arrangements, the gases flow in a direction parallel to the elongate axis and are exhausted from a furnace end opposite to the end from which they entered. Process gases enter the space between adjacent wafers by diffusion. In this way, a large number of wafers (typically 50-100 wafers) can be processed simultaneously, making processing using these batch furnaces an efficient and economical production method. Suitable batch furnaces are commercially available, and preferred models include the Advance® 400 and Advance® 412 Series batch furnaces commercially available from ASM International N.V. of Bilthoven, the Netherlands.

The batch furnace is preferably equipped with a localized gas injector configured to inject precursor gases into the batch furnace chamber at various locations where wafers are

positioned. Batch furnaces equipped with localized gas injectors are commercially available, and preferred models include the Advance® 400 and Advance® 412 Series batch furnaces. A preferred batch furnace is equipped with vessels containing a silicon precursor, a surface active compound that can be different from the silicon precursor, and a
5 germanium precursor. A preferred batch furnace further comprises at least one localized gas injector.

Figure 3 schematically illustrates a preferred Si and Ge deposition system **200** comprising a batch furnace **201** having a chamber **205**, a first reactant source or vessel **210** containing a silicon precursor **215**, a second reactant source or vessel **220** containing a
10 surface active compound **225**, and a third reactant source or vessel **230** containing a germanium precursor **235**. In the illustrated embodiment, the silicon precursor **215** is silane, the surface active compound **225** is trichlorosilane (TCS), and the germanium precursor **235** is germane, but those skilled in the art will understand that various silicon precursors, surface active compounds, and germanium precursors may be used as described
15 elsewhere herein. The surface active compound can also double as the silicon precursor or germanium precursor in other arrangements.

In the illustrated embodiment, the batch furnace **201** is also equipped with an injector tube **240** operably connected to the first, second and third vessels **210**, **220**, **230** to allow passage of the silicon precursor **215**, the surface active compound **225**, and the
20 germanium precursor **235** to the interior of the chamber **205** via localized gas injectors **245**, which are essentially small orifices in the injector tube **240**. The density of injector orifices **245** per unit length can increase with distance from the feed end, as disclosed in U.S. patent application No. 10/313,089, filed December 5, 2002, the disclosure of which is incorporated herein by reference. In this embodiment, the single injector tube **240** is used
25 to supply the silicon precursor **215**, the surface active compound **225**, and the germanium precursor **235** to the interior of the chamber **205**. In alternative embodiments (not shown in Figure 3), two or more injector tubes are used, e.g., separate injector tubes are operably connected to each of the first, second and third vessels **210**, **220**, **230**. Additional vessels (not shown) containing, e.g., carrier gases, dopant precursor gases, etc., may also be
30 operably connected to the injector tube(s) **240** in a similar fashion. The first, second and third vessels **210**, **220**, **230** may be tanks containing the respective pressurized or

unpressurized sources, and may comprise a bubbler and/or heater to facilitate delivery of the sources that are liquid under standard conditions in a vapor or gaseous form.

For the embodiment illustrated in Figure 3, first, second, and third valves **247**, **250**, **255** are used to control the passage of the silicon precursor **215**, the surface active compound **225** and the germanium precursor **235**, respectively, from the respective first, second and third vessels **210**, **220**, **230** into the injector tube(s) **240**. The valves **247**, **250**, **255** may be controlled manually, but are preferably controlled by a computer **260**. The batch furnace **201** is also equipped with a heater **265** configured to heat the interior of chamber **205**. The heater **265** is shown schematically as structure surrounding the chamber **205** Figure 3, but it will be understood that various types of heaters known to those skilled in the art may be used, and may be located inside or outside the chamber **205**. The heater is also preferably controlled by the computer **260** as illustrated in Figure 3. The computer **260** is preferably preprogrammed to conduct a sequence of steps as described herein, including bleeding the surface active compound **225** into the chamber during a cool down step prior to Ge-containing deposition. For purposes of illustration, three wafers **270** are shown in the interior of the batch furnace **201**, but it is understood that the batch furnace **201** may contain larger or smaller numbers of wafers (typically 50-100 wafers). Excess gases and byproduct are removed via vacuum pump (not shown) through an exhaust **275**.

With reference to Figure 4, a deposition sequence **300** may be conducted in the general manner described above, by high temperature processing **305** (e.g., hydrogen bake or using the silicon precursor to deposit a Si-containing layer), supplying **310** the surface active compound to prevent contamination of the surface of the Si-containing layer during a cooling period, and supplying **315** the germanium precursor to deposit the Ge-containing layer. The process **300** will be described in more detail with respect to a particular embodiment below, using an example in which the high temperature processing includes a Si deposition step and the sequence **300** is performed in the batch reactor of Figure 3. It will be understood that the sequence **300** can also be conducted in a single wafer reactor, such as that of Figure 1.

In the first step **305**, after a hydrogen bake step to clean the silicon surface, the silicon precursor is used to deposit the Si-containing layer. In the illustrated embodiment, employing the system **200**, the Si-containing layer is epitaxial silicon and is deposited onto the wafers **270** by first heating the substrates **270** to a first deposition temperature of about

600°C, then opening the first valve **247** and allowing the silicon precursor **215** (in this example silane) to flow from the first vessel **210** into the interior of the chamber **205** via the injector tube **240** and the localized gas injectors **245**. After the desired thickness of epitaxial silicon has been deposited, the first valve **247** is closed and the first stage of the deposition is terminated. In an alternative embodiment (not illustrated), the Si-containing layer is formed outside the deposition system **200**, e.g., the wafers **270** already comprise a single crystal Si surface layer when they are placed into the chamber **205**. In this alternative embodiment, the first high temperature step **305** comprises only the bake step that is used to clean the single crystal Si surface.

10 In the second step **310**, the single crystal Si left by the first step (e.g., deposited epitaxial Si layer or the single crystal substrate cleaned by baking) is cooled to a second temperature of about 400°C, while concurrently contacting the single crystal Si structure with the surface active compound **225** (in this case trichlorosilane). Cooling is accomplished by controlling the output of the heater **265**. The contacting of the epitaxial Si substrate with the trichlorosilane is accomplished by opening the second valve **250** and allowing the trichlorosilane to flow from the second vessel **220** into the interior of the chamber **205** via the injector tube **240** and the localized gas injectors **245**. In an alternative embodiment, the flow of the trichlorosilane is initiated before cooling begins, e.g., near the end of the first step **305**.

20 In the third step **315**, a Ge-containing material is deposited onto the single crystal Si by contacting the epitaxial Si layer with the germanium precursor **225** (in this example germane). The contacting of the single crystal Si structure with the germane is accomplished by opening the third valve **255** and allowing the germane to flow from the third vessel **230** into the interior of the chamber **205** via the injector tube **240** and the localized gas injectors **245**. In one embodiment, the Ge-containing material is SiGe, and is deposited by concurrently contacting the single crystal Si structure with the germane and the silicon precursor **215** (in this example silane), by concurrently opening the first valve **245** and allowing the silane to flow from the first vessel **210** into the interior of the chamber **205** via the injector tube **240** and the localized gas injectors **245**. In an alternative embodiment (not shown), the multi-layer film **100** is deposited by first depositing the epitaxial Si layer **105** according to the first step **305**, then contacting with trichlorosilane and cooling according to the second step **310**. Depositing the thin epitaxial Ge-containing

layer 110 and the $\text{Si}_{1-x}\text{Ge}_x$ layer 115 according to the third step 315 is then carried out in this alternative embodiment by first allowing only the germane to flow from the third vessel 230 into the interior of the chamber 205 via the injector tube 240 and the localized gas injectors 245 for a time sufficient to form the thin epitaxial Ge layer 110 (Figure 2), then
5 allowing both the germane and the silane to flow for a time sufficient to form the $\text{Si}_{1-x}\text{Ge}_x$ layer 115 (Figure 2).

Batch furnaces typically contain multiple wafers and thus are often larger than single wafer reactors. They typically cool down more slowly than single wafer reactors and may suffer greater levels of contamination, partly due to the length of time during cool
10 down. Thus, use of a surface active compound gas during cooling as described above may be particularly advantageous in a batch furnace in order to reduce or eliminate undesirable contamination of the epitaxial silicon substrate.

Figure 5 illustrates an embodiment for depositing an epitaxial Ge film (doped or undoped) onto a single crystal silicon structure (doped or undoped) in accordance with the
15 methods described herein. Deposition may be carried out in a batch furnace by the process described above. The embodiment of Figure 5, however, is described and has been demonstrated by the inventors for germanium deposition in a single wafer processing tool. In the past, germanium films deposited onto single crystal silicon substrates at higher pressures typical of single wafer tools, in the range of about 200 mTorr to about 760 Torr,
20 had a relatively high level of defects, e.g., high threading dislocation density. The defects were believed to result from contamination of the single crystal silicon surface during cool down after high temperature deposition or cleaning, possibly due to imperfect sealing of the chamber. It was found that the contamination could be mitigated somewhat by shortening the cool down and depositing the germanium at a higher temperature, but germanium
25 deposition at such higher temperatures typically produced rougher surfaces. Contamination could also be mitigated by conducting the cool down and subsequent germanium deposition at extremely low pressures, but deposition rates at such low pressures were slower than desired and often impractical for most single wafer tool designs.

It has now been discovered that high quality epitaxial germanium films may be
30 deposited onto single crystal silicon substrates at pressures in the range of about 200 mTorr to about 760 Torr by contacting the single crystal Si substrate with a surface active compound during at least a portion of the cooling time period. Germanium films deposited

in accordance with this embodiment preferably have a threading dislocation density of about 10^7 defects/cm² or less, more preferably about 10^5 defects/cm² or less, and/or a preferred surface roughness of about 25 Å or less, more preferably about 20 Å or less, as measured by atomic force microscopy. The defect densities and roughness measurements described herein obtain across at least a 10 micron x 10 micron window. Germanium deposition at pressures in the range of about 1 Torr to about 760 Torr preferably permits deposition rates of about 250 Å per minute or higher, more preferably about 400 Å per minute or higher. In contrast, germanium deposition rates at very low pressures are typically about 100 Å per minute or less.

Epitaxial germanium deposition at pressures in the range of about 0.001 Torr to about 760 Torr is preferably conducted in a single-wafer, horizontal gas flow reactor, preferably radiatively heated. Suitable reactors of this type are commercially available, and preferred models include the Epsilon® series of single wafer epitaxial reactors commercially available from ASM America, Inc. of Phoenix, Arizona, as described above with respect to Figure 1.

Figure 5 illustrates a more particular embodiment, relative to the general sequence of Figure 4, in which the sequence 400 includes a H₂ bake 410, cool down with surface active compound 420, "pure" Ge deposition 430 and optional further SiGe alloy deposition 440 thereafter. In the first step 410 of the illustrated embodiment, a single crystal silicon substrate is heated in a single wafer reactor to a first temperature effective for desorption of any hydrogen termination of the silicon and removal of contaminants, e.g., about 900°C. As discussed above, in other arrangements, the single crystal Si surface provided at the first temperature may result from deposition conducted at or near the first temperature. The first temperature may be 450°C or greater, or 650°C or greater, as desired, in order to accomplish the desired deposition or cleaning. In the illustrated embodiment, during step 410 a single crystal Si substrate is placed into the single wafer reactor and heated to about 900°C for two minutes under flowing ultrapure hydrogen at a pressure of 10 Torr to remove surface contaminants, such as carbon and native oxide.

In the next step 420, the single crystal Si substrate is cooled to a second temperature during a cooling time period. In the illustrated embodiment, the single crystal Si substrate is cooled from the bake temperature to the germanium deposition temperature, which tends to be lower due to the tendency of the most common precursor, germane, to decompose at

higher temperatures prior to reaching the substrate, and due to the tendency of germanium to migrate and agglomerate on oxide, leading to a high degree of surface roughness. In experiments, the substrate was cooled from a bake temperature of about 900°C to about 350°C at a cooling rate of about 4°C per second, while maintaining the reactor pressure at about 10 Torr. Those skilled in the art will understand from the disclosure herein that the pressure within the reactor during the cooling time period can generally be in the range of about 0.001 Torr to about 760 Torr, but is more preferably about 1 Torr to about 100 Torr, and that the cooling rate is preferably in the range of about 1°C per second to about 10°C per second.

During at least part of the cooling step 420, the single crystal Si substrate is contacted with a surface active compound. Depending on the cooling conditions, preferred surface active compounds for this purpose include silanes (e.g., silane, disilane, and trisilane), halosilanes (e.g., chlorosilane, dichlorosilane, trichlorosilane, and tetrachlorosilane), alkylsilanes (e.g., methylsilane, dimethylsilane, trimethylsilane and tetramethylsilane), germanes (e.g., germane and digermane) and halogermanes (e.g., chlorogermane, dichlorogermane, trichlorogermane, and tetrachlorogermane). In the illustrated embodiment, the surface active compound is dichlorosilane (DCS) that was introduced in experiments to the reactor at a flow rate of about 10 standard cubic centimeters per minute (sccm) from a tank connected to the reactor by a feed line and appropriate valves. The contact between the surface active compound and the single crystal Si substrate may be initiated at the same time that cooling is initiated, before cooling is initiated, or after cooling is initiated. In the illustrated embodiment, the dichlorosilane is introduced into the single wafer reactor and contacted with the single crystal Si substrate at step 420 at about the same time that cooling begins.

Thus, in the illustrated embodiment, the dichlorosilane is contacted with the single crystal surface during the entire cooling period, resulting in the deposition of about 500 Å of epitaxial silicon on the single crystal silicon surface during the cooling period. Preferably, such deposition is minimized so that the thickness of the material deposited during cooling is about 500 Å or less, more preferably about 200 Å or less. It has been found that smaller amounts of silicon are deposited during an exemplary cooling step 420 from 900°C to 350°C when the dichlorosilane is contacted with the single crystal silicon during only a portion of the cooling period, e.g., from about an intermediate temperature of

700°C to about 350°C. Preferably, contact between the single crystal silicon and the dichlorosilane begins during cooling at an intermediate temperature of about 600°C-800°C, more preferably 650°C or higher, to avoid contamination during the lower temperature period from the intermediate temperature down to the Ge deposition temperature, in which
5 cooling tends to be slower and desorption/reduction of contaminants tends to be less effective.

For a single wafer reactor, a silicon precursor (e.g., dichlorosilane or DCS) is preferably employed with a flow rate between about 1 sccm and 50 sccm, while a batch reactor can employ dichlorosilane or more preferably trichlorosilane (TCS) of with a flow
10 rate between about 1 sccm and 500 sccm at a lower pressure. While Ge precursors can also be used, silicon compounds are preferred because deposition during cooling will be minimized and any deposited silicon will have a reduced tendency to agglomeration during the cooling.

In the next step **430**, an epitaxial Ge layer is deposited over the single crystal silicon
15 substrate at a second temperature by introducing a germanium source to the single wafer reactor. In the illustrated embodiment, the epitaxial germanium layer is deposited at a second temperature of about 350°C, a deposition rate of about 20-100 Å per minute, and a pressure of about 10 Torr, by introducing germane to the single wafer reactor at a flow rate of about 20 sccm. Those skilled in the art will understand that other germanium sources
20 (e.g., digermane, trigermane, chlorinated germanium sources) may be used in place of germane, with appropriate adjustment of flow rate, deposition temperature and pressure as discussed above.

Deposition may be continued at this temperature, or, preferably, the deposition temperature may then be increased in order to increase the deposition rate and decrease
25 defect density as-deposited. For example, during a first stage of step **430**, germane may be introduced to the chamber at 350°C for about 2 minutes to produce an initial smooth continuous layer of epitaxial germanium having a thickness of about 600 Å. The initial epitaxial germanium layer is then preferably heated to about 650°C during a second stage of step **430** and the germane flow continued to deposit an additional 9,400 Å of epitaxial
30 germanium at a deposition rate of about 500-700 Å per minute, onto the initial germanium layer. The resulting epitaxial germanium film forms in this two-stage process in about 21 minutes. Overall, the epitaxial Ge layer is preferably deposited at a rate of at least about

300 Å per minute, more preferably at least about 500 Å per minute. Layers deposited by the method described above exhibited a threading dislocation density of about 10^7 defects/cm², and a surface roughness of about 13 Å rms, as measured by atomic force microscopy on a 10 micron by 10 micron window. To obtain desirable smoothness, e.g.,
5 about 25 Å rms or less, more preferably about 20 Å rms or less, it is preferred that deposition of the germanium begin at a temperature in the range of about 300°C to about 400°C and continue until a smooth continuous layer of germanium has been deposited.

Figures 6-8 illustrate actual films deposited by the methods described above, where Figure 6 shows the Ge seed and bulk layers of the above-described two-stage deposition,
10 Figure 7 shows another Ge seed layer deposited with excellent uniformity at low temperature, and Figure 8 illustrates the low defect densities produced by Ge deposition in accordance with the preferred embodiments.

Pure germanium deposition has been demonstrated in the Epsilon® reactor with even better results than those noted above. With deposition rates in the range of 700-900
15 Å/min, resultant Ge films exhibited surface roughness of 2.8 Å rms and defect densities, as measured by etch pit decoration (EPD) of 10^3 defects/cm². Particular process conditions used to obtain these results include the general process sequences taught herein, including provision of a surface active compound during cool down. In addition, the process conditions included use of a three-step germanium deposition, in which a Ge seed layer was
20 deposited at low temperature (e.g., 350°C for germane), followed by temperature ramping to a higher temperature (e.g., approximately 600-800°C) while continuing to flow germane, and continued deposition at the higher temperature. Additionally, hydrogen gas was supplied to the reactor at high flow rates (e.g., about 5 slm or greater) with pressures in the range of 10-100 Torr. Further details on the actual process conditions are disclosed in U.S.
25 provisional patent application No. 60/548,269, filed February 27, 2004, entitled GERMANIUM DEPOSITION, attorney docket no. ASMEX.481PR, the disclosure of which is incorporated herein by reference.

Figures 9-14 illustrate results from the above-described process. In each deposition, process conditions in an Epsilon® chamber included provision of 17 sccm DCS bled into
30 the chamber during a prior cool down; low temperature Ge seed deposition, temperature ramping with continued deposition, and higher temperature bulk Ge deposition; 30 slm H₂; 200 sccm of GeH₄ (10% in H₂); and a chamber pressure of 20 Torr. Using these

conditions, As, P, and intrinsic films were developed. The scans with "100x" magnification represent a wafer surface 0.93 x 1.23 mm; scans with "200x" magnification represent 0.46 x 0.63 mm; and Figure 8 ("1000x") represents 0.093 x 0.123 mm. By counting the black spots on the surfaces, representing defects that are "decorated" or stand out due to the etch process (conditions noted on Figure 8), a defect density in EPD/cm², can be calculated. All of Figures 9-13 show densities on the order of 10³ EPD/cm² or lower, and many trials showed less than 10² EPD/cm². Figure 14 also illustrates a surface roughness measured at 2.8 Å rms. Several wafers deposited in accordance with the methods described herein, at various *in situ* doping levels, demonstrated better than 3 Å rms surface roughness.

Thus the methods provide a multilayer structure comprising an underlying single crystal silicon layer and an overlying epitaxial germanium layer having a threading dislocation density of about 10⁷ defects/cm² or less, more preferably about 10⁵ defects/cm² or less, and most preferably about 10³ defects/cm² or less; and a surface roughness of about 20 Å rms or less, more preferably about 10 Å rms or less, and most preferably about 3 Å rms or less, as measured by atomic force microscopy; these values preferably hold true across at least a 10 micron x 10 micron window. Such multilayer structures are preferably made by the processes described herein. Preferably, the overlying epitaxial germanium layer has a thickness in the range of about 500 Å to about 2 microns. Preferably, the underlying single crystal silicon structure is a wafer.

Following epitaxial Ge deposition, an epitaxial SiGe alloy can optionally be deposited thereover, as described above with respect to Figure 2. As noted above, the SiGe alloy, together with the deposited epitaxial Ge layer, preferably provides a relaxed buffer for subsequent strained Si deposition. Moreover, the SiGe alloy can be "retrograded" from the pure Ge layer with increasing Si concentration as deposition proceeds until a suitable SiGe composition is reached for the desired strain in the layer to be deposited.

For example, in a preferred embodiment, a commercially available single crystal silicon wafer substrate may be heated to a first temperature in a reactor to drive off contaminants, cooled to a second temperature during a cooling time period during at least part of which the cleaned silicon surface is contacted with a surface active agent, then an epitaxial germanium layer may be deposited on the single crystal surface at the second

temperature. The resulting Ge/Si wafers, comprising an epitaxial Ge layer on an underlying Si wafer, have substantial utility as substrates for the manufacture of optoelectronic and microelectronic devices. Pure germanium wafers would be desirable substrates, but their manufacture thus far has been cost-prohibitive due to the relative scarcity of germanium as compared to silicon. However, a Ge/Si wafer having a high quality epitaxial germanium overlayer as described herein provides substantially the same utility as a germanium wafer at a significantly reduced cost. The thickness of the epitaxial germanium overlayer depends on the ultimate application, but is preferably in the range of about 500 Å to about 2 microns, more preferably about 1,000 Å to about 1 micron. As noted, the overlying epitaxial germanium layer preferably has a threading dislocation density of about 10^7 defects/cm² or less, more preferably about 10^5 defects/cm² or less, as measured by the etch pit decoration (EPD) method, and thus is suitable as a substrate for the manufacture of a wide variety of optoelectronic devices.

Those skilled in the art will understand that terms such as “silicon,” “silicon-germanium,” “Si,” and “SiGe,” are terms of art used to show that the material comprises the indicated elements, and are not to be construed as limiting the relative proportions of those elements nor as excluding the presence of other elements. Thus, for example, a “SiGe” film may contain Si and Ge in various proportions and may contain other elements as well, e.g., electrically active dopants such as antimony, boron, arsenic and phosphorous. Those skilled in the art will understand that single crystal Ge (e.g., epitaxial Ge) is highly pure (> 99.9% Ge) and that single crystal Si (e.g., epitaxial Si) is also highly pure (> 99.9% Si), and that both may be undoped or doped with electrically active dopants.

It will be appreciated by those skilled in the art that various omissions, additions and modifications may be made to the processes described above without departing from the scope of the invention, and all such modifications and changes are intended to fall within the scope of the invention, as defined by the appended claims.

WE CLAIM:

1. A method for depositing an epitaxial Ge-containing layer, comprising heating a single crystal semiconductor structure to a first temperature; cooling the single crystal semiconductor structure to a second temperature
5 during a cooling time period;
contacting the single crystal semiconductor structure with a surface active compound during at least a portion of the cooling time period; and
depositing an epitaxial layer over the single crystal semiconductor structure at the second temperature.
- 10 2. The method of Claim 1, wherein the single crystal semiconductor structure comprises silicon.
3. The method of Claim 2, wherein the first temperature is about 450°C or higher.
4. The method of Claim 2, wherein heating the single crystal Si structure
15 comprises driving off surface contaminants.
5. The method of Claim 4, wherein driving off surface contaminants comprises hydrogen baking at about 600°C or greater.
6. The method of Claim 2, wherein depositing the epitaxial layer comprises heteroepitaxial deposition.
- 20 7. The method of Claim 6, wherein the epitaxial layer has a Ge content in the range of about 50 atomic % to about 100 atomic %.
8. The method of Claim 6, wherein the epitaxial layer has a Ge content of about 99 atomic % Ge or higher.
9. The method of Claim 8, further comprising depositing a relaxed SiGe alloy
25 layer over the epitaxial layer.
10. The method of Claim 9, wherein the SiGe alloy layer is graded from a high Ge content at an interface with the epitaxial layer to a lower Ge content at an upper surface.
11. The method of Claim 6, wherein depositing the epitaxial layer comprises contacting the single crystal structure with a germanium source selected from the group
30 consisting of germane, digermane and trigermane.
12. The method of Claim 2, wherein the epitaxial layer is a $\text{Si}_x\text{Ge}_{1-x}$ layer, where x is in the range of zero to one.

13. The method of Claim 12, wherein the $\text{Si}_x\text{Ge}_{1-x}$ layer is relaxed, further comprising deposited a strained epitaxial semiconductor layer over the relaxed $\text{Si}_x\text{Ge}_{1-x}$ layer.
14. The method of Claim 2, wherein the first temperature is about 600°C or
5 higher.
15. The method of Claim 14, wherein the second temperature is in the range of about 300°C to about 450°C.
16. The method of Claim 2, wherein the surface active compound is selected from the group consisting of silane, disilane, trisilane, chlorosilane, dichlorosilane,
10 trichlorosilane, and tetrachlorosilane.
17. The method of Claim 16, wherein the surface active compound is selected from the group consisting of chlorogermane, dichlorogermane, trichlorogermane, tetrachlorogermane,
18. The method of Claim 2, wherein the surface active compound is
15 dichlorosilane.
19. The method of Claim 2, wherein heating the single crystal structure comprises epitaxial Si deposition.
20. The method of Claim 2, wherein cooling the single crystal structure is conducted in a single wafer reactor.
- 20 21. The method of Claim 2, wherein cooling the single crystal structure is conducted in a batch furnace.
22. The method of Claim 2, wherein contacting comprises providing the surface active compound at a rate of about 1 sccm to 500 sccm.
23. The method of Claim 2, wherein contacting comprises providing the surface
25 active compound at a rate of about 1 sccm to 50 sccm.
24. The method of Claim 2, wherein cooling the single crystal structure is conducted under a pressure between about 200 mTorr and 760 Torr.
25. The method of Claim 2, wherein cooling the single crystal structure is conducted under a pressure between about 1 Torr and 100 Torr.
- 30 26. The method of Claim 2, wherein cooling comprises cooling from the first temperature to an intermediate temperature and contacting comprises introducing the

surface active compound to the single crystal structure at the intermediate temperature and continuing to cool from the intermediate temperature to the second temperature.

27. The method of Claim 26, wherein the intermediate temperature is between about 600°C and 800°C.

5 28. The method of Claim 26, wherein the intermediate temperature is greater than about 650°C.

29. The method of Claim 2, wherein the surface active compound is selected from the group consisting of Si precursors and Ge precursors.

30. The method of Claim 29, wherein the surface active compound is selected
10 from the group consisting of a silane, a germane, an organosilane, a halogermane and a halosilane.

31. The method of Claim 29, wherein contacting comprises depositing less than about 500 Å during cooling prior to depositing the epitaxial layer.

32. A process for forming a strained semiconductor layer over a substrate,
15 comprising:

forming a relaxed epitaxial Ge layer over the substrate;

depositing a relaxed epitaxial SiGe alloy layer onto the relaxed epitaxial Ge layer, the relaxed SiGe alloy layer having an increasing Si content with distance from an interface with the relaxed epitaxial Ge layer; and

20 depositing a strained epitaxial semiconductor layer onto the relaxed epitaxial SiGe alloy layer.

33. The process of Claim 32, wherein forming the relaxed epitaxial Ge layer comprises cooling the substrate from a high temperature to a Ge deposition temperature while supplying a Si or Ge precursor to the substrate.

25 34. The process of Claim 33, wherein depositing the strained epitaxial semiconductor layer comprises depositing a strained Ge layer.

35. The process of Claim 34, wherein depositing the strained epitaxial semiconductor layer further comprises depositing a strained epitaxial Si layer onto the strained epitaxial Ge layer.

30 36. The process of Claim 34, wherein depositing the strained epitaxial Ge layer comprises cooling the substrate from a SiGe alloy deposition temperature to a Ge deposition temperature while supplying a Si or Ge precursor to the substrate.

37. The process of Claim 34, further comprising depositing a Si cap layer over the strained epitaxial Ge layer using trisilane as a silicon precursor.

38. A semiconductor structure, comprising
a single crystal Si structure;
5 an epitaxial Ge layer deposited on the single crystal Si structure; and
a SiGe alloy layer deposited on the epitaxial Ge layer.

39. The semiconductor structure of Claim 38, wherein the SiGe alloy layer is at least partially relaxed.

40. The semiconductor structure of Claim 39, further comprising a strained
10 epitaxial Si layer overlying the $\text{Si}_{1-x}\text{Ge}_x$ layer.

41. The semiconductor structure of Claim 38, wherein the epitaxial Ge layer has a thickness in the range of from about 10 Å to about 1 micron.

42. The semiconductor structure of Claim 38, wherein the SiGe alloy layer has a lower dislocation density than a comparable $\text{Si}_{1-x}\text{Ge}_x$ layer deposited directly onto the
15 epitaxial Si layer.

43. The semiconductor structure of Claim 38, wherein the SiGe alloy layer has a dislocation determined by an etch pit decoration method of less than about 10^7 defects/cm².

44. The semiconductor structure of Claim 38, wherein the SiGe alloy layer has a dislocation determined by an etch pit decoration method of less than about 10^5 defects/cm².

20 45. The semiconductor structure of Claim 38, wherein the SiGe alloy layer is graded.

46. The semiconductor structure of Claim 45, wherein the SiGe alloy layer is graded from a high Ge content at an interface with the epitaxial Ge layer to a lower Ge content at an upper surface.

25 47. The semiconductor structure of Claim 46, further comprising a strained semiconductor layer directly overlying the SiGe alloy layer.

48. The semiconductor structure of Claim 46, further comprising a strained Ge epitaxial layer directly overlying the SiGe alloy layer and a strained Si epitaxial layer directly overlying the strained Ge epitaxial layer.

30 49. An epitaxial semiconductor deposition system, comprising
a deposition chamber configured to support at least one workpiece; a surface active compound source vessel comprising a surface active compound, the surface

active compound source vessel being operatively connected to the chamber to allow the surface active compound to flow into the chamber;

a germanium source vessel comprising a germanium precursor, the germanium source vessel being operatively connected to the chamber to allow the germanium precursor to flow into the chamber;

a heater configured to heat the at least one workpiece within the chamber; and

controls operatively connected and set to control flow of the surface active compound and the germanium precursor, and to control the temperature of the workpiece to conduct in sequence a high temperature process step, a cooling step and a low temperature Ge-containing epitaxial deposition step, wherein the controls provide the surface active compound to the at least one workpiece during at least a lower portion of the cooling step.

50. The epitaxial semiconductor deposition system of Claim 49, further comprising a silicon source vessel, wherein the silicon precursor comprises a compound selected from the group consisting of silane, disilane and trisilane.

51. The epitaxial semiconductor deposition system of Claim 50, wherein the controls are further connected and set to control flow of the silicon precursor into the chamber to deposit a Si-containing layer during the first high temperature step.

52. The epitaxial semiconductor deposition system of Claim 50, wherein the controls are further connected and set to control flow of the silicon precursor into the chamber to deposit an epitaxial SiGe alloy layer over the workpiece after cooling.

53. The epitaxial semiconductor deposition system of Claim 52, wherein the controls are set to deposit an epitaxial Ge layer over the workpiece after cooling and to deposit the epitaxial SiGe alloy over the epitaxial Ge layer.

54. The epitaxial semiconductor deposition system of Claim 49, wherein the surface active compound is selected from the group consisting of chlorogermane, dichlorogermane, trichlorogermane, tetrachlorogermane, chlorosilane, dichlorosilane, trichlorosilane, tetrachlorosilane, methylsilane, dimethylsilane, trimethylsilane and tetramethylsilane.

55. The epitaxial semiconductor deposition system of Claim 49, wherein the surface active compound is selected from the group consisting of Si precursors and Ge precursors.

56. The epitaxial semiconductor deposition system of Claim 55, wherein the
5 surface active compound is dichlorosilane.

57. The epitaxial semiconductor deposition system of Claim 49, wherein the germanium precursor is selected from the group consisting of germane, digermane and trigermane.

58. The epitaxial semiconductor deposition system of Claim 49, wherein the
10 chamber is configured for simultaneously accommodating a batch of workpieces.

59. The epitaxial semiconductor deposition system of Claim 58, wherein the chamber is configured to simultaneously accommodate 50-100 wafers.

60. The epitaxial semiconductor deposition system of Claim 58, wherein the controls are set to maintain a deposition pressure between about 0.001 Torr and 760 Torr.

15 61. The epitaxial semiconductor deposition system of Claim 49, wherein the controls are set to provide between about 1 sccm and 500 sccm of the surface active compound during at least the lower portion of the cooling step.

62. The epitaxial semiconductor deposition system of Claim 49, wherein the chamber is configured process a single wafer at a time.

20 63. The epitaxial semiconductor deposition system of Claim 62, wherein the controls are set to maintain a deposition pressure between about 1 Torr and 100 Torr.

64. A multi-layer semiconductor structure comprising:
an underlying single crystal silicon structure; and
an overlying epitaxial germanium layer directly on the silicon structure,
25 having an as-deposited threading dislocation density of about 10^7 defects/cm² or less, as measured by an etch pit decoration method, and an as-deposited surface roughness of about 20 Å rms or less, as measured by atomic force microscopy across at least a 10 micron x 10 micron window.

65. The multilayer semiconductor structure of Claim 64, wherein the overlying
30 epitaxial germanium layer has a threading dislocation density of about 10^5 defects/cm² or less as measured by an etch pit decoration method.

66. The multilayer semiconductor structure of Claim 64, wherein the overlying epitaxial germanium layer has a thickness in the range of about 10 Å to about 1 micron.

67. The multilayer semiconductor structure of Claim 64, wherein the underlying single crystal silicon structure is a wafer.

5 68. The multilayer semiconductor structure of Claim 64, wherein the epitaxial germanium layer has a surface roughness of about 10 Å rms or less.

69. The multilayer semiconductor structure of Claim 64, wherein the epitaxial germanium layer has a thickness between about 10 Å and 500 Å.




FIG. 1

2 / 14




FIG. 2

3 / 14




FIG. 3

4 / 14




FIG. 4

5 / 14




FIG. 5

50nm Ge at 350C + 1um Ge at 650C

P20-5753




FIG. 6

7 / 14

75 nm 100% Ge seed layer at 350C




FIG. 7

Germanium EPD

- 35 ml AcOH
- 10 ml HNO_3
- 5ml HF
- 8 mg I_2

H.S. Luan et al, MIT
APL 75(99)2909

- Mag x 1000
- $108 \times 82 \text{ um}^2$
- EPD $\sim 10^7 \text{ cm}^{-2}$




FIG. 8

9 / 14

As-doped germanium

3 sccm arsine (1% in H₂)

mag. 200x

resistivity 19.65 mΩ•cm




FIG. 9

10 / 14

As-doped germanium

10 sccm arsine (1% in H₂)

mag. 200x

resistivity 19.65 mΩ•cm





FIG. 10

11 / 14

As-doped germanium

30 sccm arsine (1% in H_2)

mag. 100x

resistivity $9\text{ m}\Omega\cdot\text{cm}$





FIG. 11

12 / 14

P-doped germanium
1 sccm phosphine (1% in H_2)
mag. 200x
resistivity $1.27\ m\Omega\cdot cm$

*FIG. 12*

Intrinsic germanium

mag. 100x

resistivity $0.1 \Omega \cdot \text{cm}$





FIG. 13

FIG. 14

P-doped germanium

1 sccm phosphine (1% in H₂)

