



(51) International Patent Classification:
H01G 5/01 (2006.01) *H01G 5/00* (2006.01)

(21) International Application Number:
PCT/US2009/047791

(22) International Filing Date:
18 June 2009 (18.06.2009)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US):
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. [US/US]; 11445 Compaq Center Drive W., Usa, Houston, TX 77070 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **BRATKOVSKI, Alexandre, M.** [US/US]; 1501 Page Mill Rd., Palo Alto, CA 94304-1100 (US). **WILLIAMS, R., Stanley** [US/US]; 1501 Page Mill Rd., Palo Alto, CA 94304-1100 (US).

(74) Agents: **COLLINS, David, W.** et al.; Hewlett-packard Company, Intellectual Property Administration, Mail Stop 35, P.o. Box 272400, Fort Collins, CO 80527-2400 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) Title: MEMCAPACITOR




Fig. 1D

(57) Abstract: A memcapacitor device (100) includes a first electrode (104) and a second electrode (106) and a memcapacitive matrix (102) interposed between the first electrode (104) and the second electrode (106). Mobile dopants (111) are contained within the memcapacitive matrix (102) and are repositioned within the memcapacitive matrix (102) by the application of a programming voltage (126) across the first electrode (104) and second electrode (106) to alter the capacitance of the memcapacitor (100). A method for utilizing a memcapacitive device (100) includes applying a programming voltage (126) across a memcapacitive matrix (102) such that mobile ions (111) contained within a memcapacitive matrix (102) are redistributed and alter a capacitance of the memcapacitive device (100), then removing the programming voltage (126) and applying a reading voltage to sense the capacitance of the memcapacitive device (100).

MEMCAPACITOR

5

BACKGROUND

10 **[0001]** The presence of dopants within an insulating or
semiconducting matrix can dramatically alter the electrical characteristics and
behavior of a device which incorporates the matrix. When a dopant/matrix
combination is selected such that the dopants can move within the matrix, the
electrical behavior of the device can be dynamically altered by the spatial
15 redistribution of the dopants. In some circumstances, the motion of dopants
can be induced by the application of a programming electrical field or
programming voltage pulse across the matrix. After removal of the electrical
field, the location and characteristics of the dopants remain stable until the
application of another programming electrical field or voltage pulse. The
20 various dopant configurations are a form of “memory” retained within the device
which corresponds to past electrical conditions. According to one illustrative
embodiment, changes in dopant positions can alter the capacitance of the
device.

[0002] Devices which exhibit a “memory” of past electrical conditions
25 based on changes in capacitance are often called “memcapacitors” or
“memcapacitive devices.” Memcapacitive behavior is most strongly evident in
nanometer scale devices, where a standard driving voltage produces large
electric fields. These memcapacitors could potentially be used for high density
data storage, circuit calibration, or to provide self programming, fuzzy logic, or
30 neural learning capabilities.

BRIEF DESCRIPTION OF THE DRAWINGS

[0003] The accompanying drawings illustrate various embodiments of the principles described herein and are a part of the specification. The
5 illustrated embodiments are merely examples and do not limit the scope of the claims.

[0004] Fig. 1A is a diagram of an illustrative memcapacitor in a low capacitance state, according to one embodiment of principles described herein.

[0005] Fig. 1B is a diagram of an illustrative circuit schematic for a
10 memcapacitor in a low capacitance state, according to one embodiment of principles described herein.

[0006] Fig. 1C is a diagram showing illustrative electrical potentials and dopant distributions in various regions of a memcapacitor in a low capacitance state, according to one embodiment of principles described herein.

[0007] Fig. 1D is a diagram of an illustrative memcapacitor in a high
15 capacitance state, according to one embodiment of principles described herein.

[0008] Fig. 1E is a diagram of an illustrative circuit schematic for a memcapacitor in a high capacitance state, according to one embodiment of principles described herein.

[0009] Fig. 1F is a diagram showing illustrative electrical potentials and dopant distributions in various regions of a memcapacitor in a high
20 capacitance state, according to one embodiment of principles described herein.

[0010] Fig. 1G is a diagram showing the illustrative memcapacitor returning back to a low capacitance state, according to one embodiment of
25 principles described herein.

[0011] Fig. 1H is a diagram of an illustrative circuit schematic for a memcapacitor which has been returned to its low capacitance state, according to one embodiment of principles described herein.

[0012] Fig. 2 is a graph which shows the diffusivity of various dopants
30 in a silicon matrix as a function of temperature, according to one embodiment of principles described herein.

[0013] Figs. 3A and 3B are diagrams of alternative embodiments of memcapacitive devices, according to one embodiment of principles described herein.

5 [0014] Fig. 4 is an isometric view of an illustrative nanowire crossbar architecture incorporating memcapacitive devices, according to one embodiment of principles described herein.

[0015] Fig. 5 is a flow chart depicting an illustrative method for using a memcapacitor for data storage, according to one embodiment of principles described herein.

10 [0016] Throughout the drawings, identical reference numbers designate similar, but not necessarily identical, elements.

DETAILED DESCRIPTION

15 [0017] There is a long felt but unfulfilled need for electrical components which retain a memory of past conditions. For example, these electrical components could be used to store data, calibrate circuits, or provide self programming, fuzzy logic, or neural learning capabilities. An example of such an electrical component may be a solid state memory device with high
20 storage density, no power requirement for long term data retention, and fast access times. Examples of systems which could benefit from a retained memory of past conditions may include: switching devices; self programming circuit elements; memory devices capable of multi-state storage; solid state elements which can be used to tune circuits; analog neuronal computing
25 devices which share fundamental functionalities with the human brain; and electronic devices for applying fuzzy logic processes.

[0018] The presence of dopants within an insulating or semiconducting matrix can dramatically alter the electrical characteristics of the device. For example, dopants can be introduced into a matrix or moved within
30 a matrix to dynamically alter the electrical capacitance of the device. In some circumstances, the motion of dopants can be induced by the application of a programming electrical field or voltage pulse across a suitable matrix. After

removal of the electrical field or voltage pulse, the location and characteristics of the dopants remain stable until the application of another programming electrical field or voltage pulse.

[0019] According to one illustrative embodiment, a memcapacitive device may be a programmable capacitor or “memcapacitor.” The term “memcapacitor” is derived from the combination of the two terms “memory” and “capacitor.” A capacitor is a fundamental circuit element comprised of two electric conductors with a dielectric material in between. Capacitance is a measurement of the ability of the capacitor to hold electrical charge. Capacitance is related to the overlapping area of the two conductors, the distance between the conductors and the permittivity of the dielectric medium which separates the conductors. For a parallel plate capacitor, the capacitance is given by Eq. 1, below.

$$C = \epsilon_r \epsilon_o \frac{A}{d} \quad \text{Eq. 1}$$

Where:

C = the capacitance in farads

A = the area of overlap between the two plates in square meters

ϵ_r = the dielectric constant of the insulator between plates

ϵ_o = the permittivity of free space

d = the separation between the plates in meters

[0020] Through memcapacitive principles, a capacitor may be able to alter its capacitance based on experienced electrical conditions. The magnitude of the capacitance exhibited by the device may then be indicative of past electrical conditions. Electrical conditions which may change the locations of dopants within the memcapacitor include, but are not limited to, electrical fields, resistance induced heating, electrical current, and their combinations.

[0021] For example, when an electrical field of sufficient magnitude is applied to a memcapacitor, the dopants within the matrix material are displaced. When the electrical field is removed from the circuit, the displacement state of

the dopants allows the memcapacitor to “remember” how much voltage was previously applied and for how long. The motion of these dopants may alter the capacitance of the memcapacitor in a variety of ways. For example, the dopant motion may increase or decrease the effective distance between charged surfaces. Additionally or alternatively, the dopant motion may increase or decrease the surface area over which the charge acts or the permittivity of the insulating material separating the charged plates. The dopants remain in this displaced state over long periods of time, thereby retaining a memory of the past electrical fields applied to the device. Until another electrical field is applied to the memcapacitor which has sufficient intensity or duration to induce dopant motion, the capacitance characteristics of the memcapacitor are substantially stable.

[0022] Throughout the specification and appended claims, the term “memcapacitor” or “memcapacitive” is used to describe a combination of an insulating/semiconductor matrix and a dopant which exhibits dopant motion in the presence of a programming electrical field and the desired long term dopant stability within the matrix when the programming field is removed. The memcapacitive effect is most strongly evident in nanometer scale devices and allows the device to “remember” past electrical conditions.

[0023] In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present systems and methods. It will be apparent, however, to one skilled in the art that the present apparatus, systems and methods may be practiced without these specific details. Reference in the specification to “an embodiment,” “an example” or similar language means that a particular feature, structure, or characteristic described in connection with the embodiment or example is included in at least that one embodiment, but not necessarily in other embodiments. The various instances of the phrase “in one embodiment” or similar phrases in various places in the specification are not necessarily all referring to the same embodiment.

[0024] Fig. 1A shows an illustrative two-terminal memcapacitor (100). According to one embodiment, the two-terminal memcapacitor (100) is

comprised of a first electrode (104) and a second electrode (106), both of which are in electrical and physical contact with one of two blocking layers (114, 115). A memcapacitive matrix (102) is disposed between the blocking layers (114, 115). In the configuration illustrated in Fig. 1A, the memcapacitive matrix (102) is made up of a lightly doped semiconductor region (108, 112) and an acceptor layer (110) which contains a number of mobile ions (111).

[0025] The electrodes (104, 106) may be constructed from a variety of conducting materials, including but not limited to: metals, metal alloys, metal composite materials, nano-structured metal materials, or other suitable conducting materials. The electrodes (104, 106) may be comprised of one or more layers. According to one illustrative embodiment, the electrodes (104, 106) have two layers: a first conducting layer which generally has low reactivity with the surrounding materials; and a metallic adhesion layer. The metallic adhesion layer can be, for example, aluminum or chromium.

[0026] Throughout the specification and appended claims, the term "memcapacitive matrix" describes a weakly ionic conductive material which is capable of transporting and hosting ions that act as dopants to control the flow of electrons through the memcapacitor. The definition of a weakly ionic conductive material is based on the application for which the memcapacitive device is designed. The mobility and the diffusion constant for a dopant species in a lattice are directly proportional to one another, via the "Einstein relation". Thus, if the mobility of ionized species in a lattice is very high, so is the diffusion constant. In general, it is desired for the memcapacitive device to stay in a particular state, either low or high capacitance, for an amount of time that may range from a fraction of a second to years, depending on the application. Thus, the diffusion constant for such a device is, in one embodiment, low enough to ensure the desired level of stability. This desired level of stability avoids inadvertently turning the device from low capacitance to a high capacitance state or vice versa via ionized species diffusion, but allows the intentionally setting the state of the switch with a voltage pulse. Therefore, a "weakly ionic conductor" is one in which the ion mobility, and thus the diffusion constant, is small enough to ensure the stability of the state of the

device for as long as necessary under the desired conditions (e.g., the device does not change state because of diffusion of the dopants). In contrast, "strongly ionic conductors" would have large ionized species mobilities and thus would not be stable against diffusion.

5 **[0027]** Illustrative examples of suitable memcapacitive matrix materials are given in Table 1, below. The table lists compatible primary materials, secondary materials, and dopant species for each memcapacitive combinations. The primary material is typically a highly insulating stoichiometric compound. The secondary material is the doped version of the
10 primary material.

Table 1: List of Examples of Compatible Primary and Secondary Materials and Dopant Species

Primary Material	Secondary Material	Dopant Species
Si	Lithium doped Si	Lithium
Si	Si:Ag	Silver (Ag)
TiO ₂	TiO _{2-x}	Oxygen Vacancies
ZrO ₂	ZrO _{2-x}	Oxygen Vacancies
HfO ₂	HfO _{2-x}	Oxygen Vacancies
SrTiO ₃	SrTiO _{3-x}	Oxygen Vacancies
GaN	GaN _{1-x}	Nitrogen Vacancies
CuCl	CuCl _{1-x}	Chlorine Vacancies
GaN	GaN:S	Sulfide Ions

15 **[0028]** Table 1 is lists only illustrative examples of possible matrix and dopant combinations and is not exhaustive. A variety of other matrix/dopant combinations could be used. For example, in addition to lithium, a number of other mobile dopant species could be used in a silicon matrix. Further, other matrix materials, such as germanium, could be used with appropriate dopant
20 species to form a memcapacitive device.

[0029] In one embodiment, the basic mode of operation is to apply a negative voltage pulse to the electrode (106) closest to the acceptor layer (110) large enough to heat and redistribute the mobile ions (111) into one of the

lightly doped semiconducting regions (108, 112). The mobile ions (111) are specifically chosen from those that act as electrical dopants for the memcapacitive matrix (102), and thereby varying the capacitance of the device.

As discussed above, the memcapacitive matrix (102) and the dopant species
5 are chosen such that the drift of the dopants (111) within the memcapacitive matrix (102) is possible but not too facile, to ensure that the device (100) will remain in whatever state it is set for a reasonably long time, perhaps many years at room temperature. This ensures that the memcapacitive device (100) is nonvolatile, that is, that it holds its state after the programming voltage has
10 been removed. The memcapacitive device (100) can then act as a storage element which can be read multiple times and remains stable over the desired duration.

[0030] The semiconducting regions (108, 112) within the memcapacitive matrix (102) may be made up of a variety of semi-conductive
15 material and is in many cases nanocrystalline or amorphous. There are many materials which could be used to makeup the semiconducting regions (108, 112) including but not limited to silicon and germanium.

[0031] In one embodiment, the acceptor layer (110) within the memcapacitive matrix (102) may be made of a semiconductor material doped
20 with acceptor atoms. The purpose of the acceptor layer (110) is to form a region within the memcapacitive matrix (102) in which the mobile dopant atoms (111) are more tightly and stably constrained due to their interaction with the oppositely charged acceptor layer (110). A typical semiconductor is made from elements in the group 14 section of the period table of elements which
25 includes among others carbon, silicon, and germanium. The elements in this column each contain four valence electrons. When doping semiconductor material with acceptors, an element from the group 13 section of the periodic table of elements is used. This group includes among others, boron, aluminum, and gallium. Elements from this group contain three valence
30 electrons. When elements from group 13 are bonded with elements from group 14, electron "holes" exist throughout the lattice.

[0032] According to one illustrative embodiment, a portion of the memcapacitive matrix (102) is doped with acceptor atoms to form the acceptor layer (110). The injection of these acceptor atoms can be performed in a variety of ways including ion deposition, chemical vapor deposition, or other techniques. Typically, the acceptor atoms within the acceptor layer (110) are relatively immobile and create a charge which is opposite that of the mobile dopants (111). Consequently, the mobile dopants (111) are attracted to and more stably contained within the acceptor layer (110) than other regions within the memcapacitive matrix (102).

[0033] Fig. 1B is a circuit schematic representation (120) of the memcapacitor (100). Capacitor C1 (116) represents the capacitance created by the first electrode (104) and the mobile ions (110) serving as conducting surfaces with the lightly doped semiconductor region (108) serving as the dielectric material in between the two conducting surfaces. Capacitor C2 (118) represents the capacitance created by the mobile ions (110) and the second electrode (106) serving as conducting surfaces with the matrix region (112) serving as the dielectric between the two surfaces. Capacitor C1 (116) and capacitor C2 (118) are in series. The total capacitance of capacitors in series is given below in by Eq. 2.

$$C_{total} = \frac{C_1 * C_2}{(C_1 + C_2)} \quad \text{Eq. 2}$$

Where:

C_{total} = the total capacitance of the device in farads

C_1 = the capacitance of the first capacitor

C_2 = the capacitance of the second capacitor which is in series with the first capacitor.

[0034] As can be seen from Eq. 1, the arrangement of capacitors C_1 and C_2 in series always results in a total capacitance that is less than C_1 .

[0035] Fig. 1C is an illustrative diagram depicting the electrical potential of various regions of a memcapacitor in its low capacitance state. As

shown in Fig. 1A, the matrix (102) is divided into three regions. The acceptor layer (110) divides the matrix (102) into two lightly doped semiconducting regions (108, 112). Because the semiconductor in the lightly doped regions (108, 112) is essentially non-doped, the electrical potential (121) is at the intrinsic level of the matrix. The negative charge of the acceptor layer (110) creates a negative potential well for positive charges (123). The positively charged mobile ions (111) tend to congregate in this well. As the density of the dopants rises, the density of free electrons also increases, making the acceptor layer (110) more conductive. In general, the relationship between electrical conductivity and electron density is given by the following equation:

$$\sigma = n * e * \mu \quad \text{Eq. 1}$$

where:

σ = electrical conductivity of the material as a function of electron concentration.

n = density of electrons

e = electrical charge of an electron

μ = electron mobility

[0036] Fig. 1D illustrates an application of a programming voltage (126) which changes the state of the memcapacitor (100) from a low capacitance state to a high capacitance state. In one illustrative embodiment, the programming voltage (126) applies a negative voltage to the right electrode (106). The right electrode (106) is closest to the acceptor layer (110) which contains mobile dopants (111). The applied voltage (126) may influence the redistribution of the mobile dopants (111) in several ways. First, the applied voltage (126) creates an electrical field which attracts the mobile dopants to the right electrode (106). Second, the applied voltage (126) may heat the memcapacitive matrix (102), which increases the diffusion rate of the mobile ions (111) within the memcapacitive matrix (102). This allows the mobile ions (111) to more quickly and easily be moved to the desired location within the memcapacitive matrix (102). According to one illustrative embodiment, a portion of the mobile ions (111) are pulled into the right semiconducting region

(112) and significantly increase its electrical conductivity. After the application of the programming voltage (126), these mobile ions (111) will remain in the semiconducting region (112) during multiple read cycles or until another programming voltage is applied.

5 **[0037]** The characteristics of the programming voltage determine how the mobile ions (110) are redistributed. For example, the polarity of the programming voltage (126) determines if the mobile dopants (111) move to the left or right through the memcapacitive matrix (102). The duration and intensity of the programming voltage (126) determine the distance and number
10 of ions that are displaced within the matrix (102).

[0038] In the state illustrated in Fig. 1D, the lightly doped semiconductor region (108) between the left electrode (104) and the mobile ions (111) maintains its capacitance. However, the matrix region (112) has become conductive as a result of the motion of dopants (111) into this matrix
15 region (112). Consequently, the capacitive behavior represented by the right capacitor C2 (118, Fig. 1B) no longer exists.

[0039] Fig. 1E is a circuit schematic representation (120) of the memcapacitor (100) in the state illustrated in Fig. 1D. Capacitor C1 (116) represents the capacitance created by the left electrode (104) and the mobile
20 ions (110) which serve as conducting surfaces. The lightly doped region (108) serves as the dielectric material between the two conducting surfaces. The resistor (122) represents a small resistance of the matrix region (112) between the acceptor layer (110) and the right electrode (106).

[0040] As a result of the elimination of capacitor C2 (118, Fig. 1B) the
25 total capacitance of the device (100) has significantly increased when compared to the state illustrated in Figs. 1A -1C. The total capacitance of the entire device is now made up primarily from capacitor C1 (116). For example, if the values of the capacitance of capacitor C1 and capacitor C2 are arbitrarily designated as having a numeric value of 2 picofarads, the total capacitance of
30 the configuration illustrated in Figs. 1A – 1C can be determined through the application of Eq. 1. By substituting the value of 2 picofarads for the C1 and C2 variables in Eq. 1, it can be shown that the total capacitance of the

memcapacitor is 1 picofarad. However, when capacitor C2 is eliminated as shown in Figs. 1D-1F, the capacitance of the memcapacitor is equal to the capacitance of the remaining capacitor C1 (116), which equals 2 picofarads.

[0041] Fig. 1F is an illustrative diagram depicting electrical potentials in various regions of the memcapacitor in a high capacitance state. When the voltage pulse is applied, a portion of the mobile ions (111) are redistributed toward the right electrode (106). These mobile ions (111) increase the doping levels of the right matrix section (112) and substantially increase its electrical conductivity.

[0042] Fig. 1G shows that the application of a programming voltage with an opposite polarity can return the memcapacitor (100) to its low capacitance state. In this illustrative embodiment, a positive voltage pulse (128) is applied to the right electrode (106). This positive voltage repels the mobile dopants (111) and moves them back into the acceptor layer (110). This returns the right matrix region (112) to its intrinsic and insulating state. This reestablishes the capacitance C2 (118) and reduces the overall capacitance of the memcapacitive device (100).

[0043] Fig. 1H is a circuit schematic representation (120) of the memcapacitor back in its original state. Capacitor C1 (116) represents the capacitance created by the left electrode (104) and the mobile ions (110) serving as conducting surfaces with the lightly doped region (108) serving as the dielectric material in between the two conducting surfaces. Capacitor C2 represents the capacitance created by the mobile ions (110) and the left electrode (106) serving as conducting surfaces with the acceptor layer (112) void of mobile ions (110) as the dielectric between the two surfaces.

[0044] Though only two states are shown in the above figures, the memcapacitive device may be configured in a number of other states. Based on the polarity, strength, and duration of applied programming voltages, various distributions of mobile dopants can be achieved.

[0045] The combination of materials and ions which make up the memcapacitor is selected to achieve the desired mobility of the mobile dopant species and the stability of the acceptor ions. According to one illustrative

embodiment, a silicon matrix (102) could be used and the acceptor layer (110) may be doped with boron acceptor atoms. The boron acceptor atoms are negative charged ions and are relatively immobile within the silicon matrix (102).

The mobile dopant species may be lithium ions, which have a positive charge and have a mobility within the silicon matrix which is orders of magnitude higher than the boron acceptor atoms. The lithium mobile dopants (111) are attracted to the negatively charged boron acceptor atoms within the acceptor layer (110).

[0046] Fig. 2 is a graph illustrating various diffusivities of dopants within silicon as a function of temperature. The horizontal axis shows temperature in degrees Celsius and the vertical axis is a logarithmic scale of diffusivity in centimeters squared per second. As can be seen from the graph of Fig. 2, boron (B) has a relatively low diffusivity through a silicon matrix. At normal operating temperatures of a memcapacitive device (such as below 700 degrees), the diffusivity of boron is less than 1×10^{-17} centimeters squared per second. In contrast, the mobility of lithium (Li) is significantly higher over the entire temperature range illustrated in the graph. At room temperature lithium has a diffusivity of approximately 1×10^{-7} centimeters squared per second. The diffusivity of lithium increases with temperature. According to one illustrative embodiment, the matrix could be resistively heated to increase the mobility of the lithium during writing or programming the memcapacitive device. The memcapacitive device then cools and the mobility of the lithium decreases and remains more stable during the operations which read the state of the memcapacitive device. Lithium and boron are only one illustrative example of mobile and acceptor dopants which could be used in a silicon matrix. A few additional species are shown in Fig. 2. A variety of other dopant combinations could be used.

[0047] Further, a number of other matrix materials could be used and various combinations of acceptor dopant species and mobile dopant species could be selected to provide the desired memcapacitive behavior. For example, Table 1 is a non-exhaustive list of illustrative memcapacitive matrix materials which could be used.

[0048] The memcapacitor configuration shown in Figs. 1A -1G is only one illustrative embodiment of a memcapacitor. A variety of other layers, electrode geometries, and other configurations could be used. Fig. 3A illustrates one alternative embodiment of a memcapacitor (300). In this
5 embodiment, blocking layers (302, 304) are interposed between the electrodes and the memcapacitive matrix (102). These blocking layers (302, 304) may serve a number of functions including preventing the mobile dopant species (111) from interacting with the electrode material or otherwise escaping the memcapacitive matrix (102).

[0049] Additionally or alternatively, the memcapacitive matrix (102) may be a heterostructure in which the left region (108) is a different material than the acceptor and right regions (110, 112). For example, the left region (108) may be selected such that it is not permeable by the mobile dopant species (111). This may provide a number of advantages, including restricting
10 mobile dopant motion to the acceptor and right regions (110, 112).

[0050] In some embodiments, the acceptor layer (110) may not be included in the memcapacitor. Fig. 3B shows an illustrative embodiment of a memcapacitor (306) which has a dielectric blocking layer (308) interposed between the left electrode and a memcapacitive matrix (310). Mobile dopants
20 (111) can be programmed with various distributions within the memcapacitive matrix (310) by the application of appropriate programming voltages across the two electrodes (104, 106). The memcapacitor (306) could be programmed in a high capacitance state by moving the mobile dopants (111) to contact the right electrode (106) as illustrated in Fig. 3B. To reduce the capacitance of the
25 memcapacitor (306), the mobile dopants (111) could be moved to the right and out of electrical contact with the right electrode (106).

[0051] A variety of other memcapacitor configurations could be used, including memcapacitors with more than two electrodes, multiple mobile dopant species, and other configurations.

[0052] As briefly discussed above, memcapacitors may be
30 incorporated into a number of electrical devices, including memory arrays, integrated circuits, switches, multiplexers, de-multiplexers, etc. According to

one illustrative embodiment, memcapacitors may be incorporated into a crossbar architecture. A crossbar architecture typically comprises a lower set of generally parallel wires which are overlaid by an upper set of perpendicular wires. The memcapacitive junctions are formed at the intersections between the upper wires and the lower wires. As discussed above, the memcapacitive junctions can be programmed to vary the electrical capacitance between the upper wires and lower wires.

[0053] Fig. 4 shows an isometric view of an illustrative nanowire crossbar architecture (400). As discussed above, the crossbar array (400) is composed of a lower layer of approximately parallel nanowires (408) that are overlain by an upper layer of approximately parallel nanowires (406). The nanowires of the upper layer (406) are roughly perpendicular, in orientation, to the nanowires of the lower layer (408), although the orientation angle between the layers may vary. The two layers of nanowires form a lattice, or crossbar, in which each nanowire of the second layer (406) overlies all of the nanowires of the first layer (408). The memcapacitors (412, 414, 416, 418) may be formed between the crossing nanowires at these intersections to creating a memcapacitive junction. Consequently, each wire (402) in the upper layer (406) is connected to every wire in the lower layer (408) through a memcapacitive junction and visa versa. At the intersections, the upper nanowires (406) form the first electrode (104, Fig. 1A) and the lower nanowires (408) form the second electrode (106, Fig. 1A). These junctions may perform a variety of functions including providing programmable switching between the nanowires. Because every wire in the first layer of nanowires (408) intersects each wire in the second layer of nanowires (406), placing a memcapacitive junction at each intersection allows for any nanowire in the first layer (408) to be selectively connected to any wire in the second layer (406).

[0054] According to one illustrative embodiment, the nanowire crossbar architecture (400) may be used to form a nonvolatile memory array. Each of the memcapacitive junctions (412, 414, 416, 418) may be used to represent one or more bits of data. For example, in the simplest case, a memcapacitive junction may have two states: a low capacitive state and a high

capacitive state. The high capacitive state may represent a binary “1” and the low capacitive state may represent a binary “0”, or visa versa. Binary data can be written into the crossbar architecture (400) by changing the capacitive state of the memcapacitive junctions. The binary data can then be retrieved by
5 sensing the state of the memcapacitive junctions (412, 414, 416, 418).

[0055] Although individual nanowires (402, 404) in Fig. 4 are shown with rectangular cross sections, nanowires can also have square, circular, elliptical, or more complex cross sections. The nanowires may also have many different widths or diameters and aspect ratios or eccentricities. The
10 term “nanowire crossbar” may refer to crossbars having one or more layers of sub-microscale wires, microscale wires, or wires with larger dimensions, in addition to nanowires. Additionally, the memcapacitive matrix (102, Fig. 1A) may be made in any dimension necessary to accomplish the design goals of the system which employs the memcapacitor. Likewise, other aspects of the
15 memcapacitor including the lightly doped semi-conducting region (108, Fig. 1A), the blocking layers (302, 304; Fig. 3A), and the electrodes (104, 106; Fig. 1A) may be of any dimension necessary to allow the memcapacitor to meet the design goals the system into which is to be integrated.

[0056] The layers may be fabricated using a variety of techniques
20 including conventional photolithography as well as mechanical nano-imprinting techniques. Alternatively, nanowires can be chemically synthesized and can be deposited as layers of approximately parallel nanowires in one or more processing steps, including Langmuir-Blodgett processes. Other alternative techniques for fabricating nanowires may also be employed, such as
25 interference lithography. Many different types of conductive and semi-conductive nanowires can be chemically synthesized from metallic and semiconductor substances, from combinations of these types of substances, and from other types of substances. A nanowire crossbar may be connected to microscale address-wire leads or other electronic leads, through a variety of
30 different methods in order to incorporate the nanowires into electrical circuits.

[0057] The example above is only one illustrative embodiment of the nanowire crossbar architecture (400). A variety of other configurations could

be used. For example, the crossbar architecture (400) can incorporate memcapacitive junctions (412, 414, 416, 418) which have more than two states.

In another example, crossbar architecture can be used to form implication logic structures and crossbar based adaptive circuits such as artificial neural networks.

[0058] According to one illustrative embodiment, a nanowire cross bar memory or other memcapacitor device is integrated into CMOS or other conventional computer circuitry. This CMOS circuitry can provide additional functionality to the memcapacitor device such as input/output functions, buffering, logic, or other functionality.

[0059] Fig. 5 is a flow chart (500) which shows an illustrative process for using a memcapacitor as a data storage element. As mentioned above, to adjust the capacitance of a memcapacitor, a voltage pulse can be applied to heat the acceptor layer and redistribute any mobile ions (step 510). Based on applied voltage, the mobile ions are redistributed within the memcapacitive matrix, thus altering the capacitance of the memcapacitor (step 520). In one embodiment, the value stored by a specific memcapacitor can be determined by sensing capacitance of the memcapacitor (step 530). Its capacitance can be measured in many ways. One way is to apply a specific voltage and then measure the charge contained within the memcapacitor. The capacitance is equal to the charge divided by the voltage ($C=q/V$). In an alternative embodiment, the memcapacitor may be read by applying voltage pulses having a specific frequency to one side of the memcapacitor. The transmission of the voltage pulses through the memcapacitor to the opposite electrode is dependent on a number of factors, including the capacitance of the memcapacitor.

[0060] A typical data storage element will experience multiple reads/writes throughout its lifetime. The memcapacitor is able to change its capacitance many times and still provide proper functionality. The state of the memcapacitor can be changed by again heating the acceptor layer through a voltage pulse to redistribute the mobile ions (step 540) and applying alternate electrical conditions to move the mobile ions into a different position (step 550),

thus changing the capacitance of the memcapacitor. Because the position of the mobile dopants remains stable over a given time period (in the absence of a programming voltage), the memcapacitor is able to hold its state without the need of an external power source (step 560). The memcapacitor can then be
5 read or rewritten as necessary (step 570).

[0061] In sum, a memcapacitor uses mobile ions in a memcapacitive matrix to generate a hysteretic capacitance behavior. In one embodiment, the memcapacitor can be programmed into a high capacitance or low capacitance state by applying an appropriate programming voltage. This high capacitive or
10 low capacitive state is stable until another programming voltage is applied. The memcapacitor has several advantages over other memory storage devices, including a relatively simple construction, small footprint, retention of its state without the application of electrical power, and does not bleed energy during operation.

[0062] The preceding description has been presented only to illustrate and describe embodiments and examples of the principles described. This description is not intended to be exhaustive or to limit these principles to any precise form disclosed. Many modifications and variations are possible in light
15 of the above teaching.

CLAIMS

WHAT IS CLAIMED IS:

- 5 1. A memcapacitor device (100) comprising:
 a first electrode (104) and a second electrode (106);
 a memcapacitive matrix (102) interposed between the first electrode
 (104) and the second electrode (106); and
 mobile dopants (111) contained within the memcapacitive matrix (102)
10 which are repositioned by the application of a programming voltage (126)
 across the first electrode (104) and second electrode (106) to alter the
 capacitance of the memcapacitor device (100).
2. The device according to claim 1, further comprising an acceptor
15 layer (110), the acceptor layer (110) having an electrical charge which is
 opposite that of the mobile dopants (111).
3. The device according to claim 2, in which the acceptor layer (110)
 divides the memcapacitive matrix (102) into two separate memcapacitive
20 regions (108, 112).
4. The device of according to any of claims 2 or 3, in which the
 acceptor layer (110) is a portion of the memcapacitive matrix (102) which has
 been doped with an ion species which has an electrical charge which is
25 opposite that of the mobile dopant species (111).
5. The device according to any of claims 2, 3, or 4, in which a low
 capacitance state of the memcapacitor (100) occurs when the mobile dopants
 (111) are contained within the acceptor layer (110).
30
6. The device according to any of claims 2, 3, or 4, in which a high
 capacitance state of the memcapacitor (100) occurs when at least a portion of

the mobile dopants (111) are in electrical contact with one of the first electrode (104) and second electrode (106).

7. The device according to any of the above claims, further comprising a first blocking layer (302) which is interposed between one of the first and second electrodes (104, 106) and the memcapacitive matrix (102), the first blocking layer (302) preventing the mobile dopant species (111) from escaping the memcapacitive matrix (102).

8. The device according to claim 7, in which the first blocking layer (302) comprises a dielectric material.

9. The device according to claim 7, further comprising a second blocking layer (304), the first blocking layer (302) being interposed between the first electrode (104) and the memcapacitive matrix (102) and the second blocking layer (304) being interposed between the second electrode (106) and the memcapacitive matrix (102).

10. The device according to claim 1, in which a dielectric blocking layer (302) is interposed between the first electrode (302) and the memcapacitive matrix (102); the mobile dopants being moved away from the second electrode (106) to form a low capacitance state and being moved into electrical contact with the second electrode (106) to form a high capacitance state.

11. A device comprising:

a crossbar architecture (400), the crossbar architecture (400) comprising an upper conductor array (406) and a lower conductor array (408);

memcapacitor devices (416), the memcapacitor devices (416) being interposed between the upper conductor array (406) and the lower conductor array (408) at intersections between individual conductors (402) within the

upper conductor array (406) and individual conductors (404) within the lower conductor array (408).




12. A method for utilizing a memcapacitive device (100) comprising:
5 applying a programming voltage (126, 128) across a memcapacitive matrix (102) such that mobile ions (111) contained within a memcapacitive matrix (102) are redistributed and alter a capacitance of the memcapacitive device (100);
 removing the programming voltage (126); and
10 applying a reading voltage to sense the capacitance of the memcapacitive device (100).

13. The method according to claim 12, further comprising locally heating the memcapacitive matrix (102) to increase the mobility of the mobile
15 ions (111) within the memcapacitive matrix (102) during programming.




14. The method according to any of claims 12 or 13, in which the reading voltage is a voltage pulse train with a specific frequency applied to one electrode (104, 106) of the memcapacitive device (100), a second voltage pulse
20 train being sensed on a second electrode (104, 106), characteristics of the second voltage pulse train being dependent on the capacitance of the memcapacitive device (100).

15. The method according to any of claims 12, 13, or 14, further comprising applying a second programming voltage (128) across the
25 memcapacitive matrix (102) to reconfigure the memcapacitive device (100) to have a second and different capacitance.



1/7

**Fig. 1A****Fig. 1B****Fig. 1C**


2/7

**Fig. 1D****Fig. 1E****Fig. 1F**



3/7

**Fig. 1G****Fig. 1H**

4/7

**Fig. 2**

5/7

**Fig. 3A****Fig. 3B**





Fig. 4

7/7

**Fig. 5**

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2009/047791**A. CLASSIFICATION OF SUBJECT MATTER****H01G 5/01(2006.01)i, H01G 5/00(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC: H01G 5/01

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

KOREAN UTILITY MODELS AND APPLICATIONS FOR UTILITY MODELS SINCE 1975

JAPANESE UTILITY MODELS AND APPLICATIONS FOR UTILITY MODELS SINCE 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS, PAJ; memcapacitor, electrode, mobile dopant

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2008/0237791 A1 (BOESCKE, T. et al.) 02 October 2008.	11
A	see abstract; paragraphs [0007]–[0019]; figures 1–3; claim 1	1–4, 10, 12–14
A	US 5343421 A (BRENNAN, C.J.) 30 August 1994.	1–4, 10–14
	see abstract; column 7 line 54–column 8 line 51; figures 5–12; claim 1	
A	US 2005/0082593 A1 (LEE, J. et al.) 21 April 2005.	1–4, 10–14
	see abstract; paragraphs [0046]–[0068]; figure 2; claim 1	
A	US 2001/0039087 A1 (JAMMY, R. et al.) 08 November 2001.	1–4, 10–14
	see abstract; paragraphs [0042]–[0050]; figure 3; claim 1	



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

23 FEBRUARY 2010 (23.02.2010)

Date of mailing of the international search report

24 FEBRUARY 2010 (24.02.2010)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 139 Seonsa-ro, Seo-
gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

PARK, ROH CHOON

Telephone No. 82-42-481-5958



INTERNATIONAL SEARCH REPORT

International application No.

PCT/US2009/047791**Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)**

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:
2. ☐ Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. ☒ Claims Nos.: 5-9, 15
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

- I. Claims 1-4, 10, 12-14 directed to a memcapacitor device and a method for utilizing a memcapacitive device comprising a first electrode, a second electrode, and a memcapacitive matrix with mobile dopant.
- II. Claim 11 directed to a device comprising a crossbar architecture and memcapacitor devices.

Since the above-mentioned groups of claims do not share any of technical features identified, a technically special relationship between the inventions does not exist. Accordingly, the claims do not relate to one invention or to a single inventive concept.

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☒ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- ☐ The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- ☐ No protest accompanied the payment of additional search fees.

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2009/047791

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2008/0237791 A1	02.10.2008	JP 2008-258623 A	23.10.2008
US 5343421 A	30.08.1994	US 05140548 A	18.08.1992
		US 05151877 A	29.09.1992
		US 05245568 A	14.09.1993
		US 05262983 A	16.11.1993
		US 05309390 A	03.05.1994
US 2005/0082593 A1	21.04.2005	CN 1610120 A	27.04.2005
		CN 1610120 A	27.04.2005
		CN 1610120 C0	27.04.2005
		EP 1508906 A2	23.02.2005
		EP 1508906 A3	06.12.2006
		JP 2005-064523 A	10.03.2005
		KR 10-2005-0019218 A	03.03.2005
US 2001/0039087 A1	08.11.2001	EP 0987765 A2	22.03.2000
		EP 0987765 A3	29.11.2000
		JP 2000-091525 A	31.03.2000
		US 06222218 B1	24.04.2001
		US 06352892 B2	05.03.2002