



(51) International Patent Classification:

H01L 21/60 (2006.01) *H01L 21/78* (2006.01)
H01L 23/482 (2006.01) *H01L 21/683* (2006.01)
H01L 23/485 (2006.01)

(21) International Application Number:

PCT/US2015/064521

(22) International Filing Date:

8 December 2015 (08.12.2015)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

14/606,667 27 January 2015 (27.01.2015) US

(71) Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC [US/US]; MD A700, 5005 E. McDowell Road, Phoenix, Arizona 85008 (US).

(72) Inventors: SEDDON, Michael J.; 2760 E. Milky Way, Gilbert, Arizona 85295 (US). CARNEY, Francis J.; 3718 E. Pomegranate Street, Mesa, Arizona 85215 (US).

(74) Agents: ANDERSON, Daniel J. et al.; MD A700, Semiconductor Components Industries, LLC, 5005 E. McDowell Road, Phoenix, Arizona 85008 (US).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))

(54) Title: SEMICONDUCTOR PACKAGES WITH AN INTERMETALLIC LAYER HAVING A MELTING TEMPERATURE ABOVE 260°C, COMPRISING AN INTERMETALLIC CONSISTING OF SILVER AND TIN OR AN INTERMETALLIC CONSISTING OF COPPER AND TIN, AND CORRESPONDING MANUFACTURING METHODS




FIG. 1

FIG. 2

(57) Abstract: Methods of forming a semiconductor package (2, 12) are provided. Implementations include forming on a die back-side (16) an intermediate metal layer (26) having multiple sublayers (40-46), each including a metal selected from the group consisting of titanium, nickel, copper, silver, and combinations thereof. A tin layer (48) is deposited onto the intermediate metal layer (26) and is then reflowed with a silver layer (52) of a substrate (50) to form an intermetallic layer (56) having a melting temperature above 260 degrees Celsius and including an intermetallic consisting of silver and tin and/or an intermetallic consisting of copper and tin. Another method of forming a semiconductor package includes forming a bump (22) on each of a plurality of exposed pads (20) of a top side (18) of a die (14), each exposed pad (20) surrounded by a passivation layer (24), each bump (22) including an intermediate metal layer (36) as described above and a tin layer (48) coupled to the intermediate metal layer (36), the tin layer (48) being then reflowed with a silver layer (52) of a substrate (50) to form an intermetallic layer (64), as described above.



SEMICONDUCTOR PACKAGES WITH AN INTERMETALLIC LAYER HAVING A MELTING TEMPERATURE ABOVE 260°C, COMPRISING AN INTERMETALLIC CONSISTING OF SILVER AND TIN OR AN INTERMETALLIC CONSISTING OF COPPER AND TIN, AND CORRESPONDING MANUFACTURING METHODS

BACKGROUND

1. Technical Field

[0001] Aspects of this document relate generally to semiconductor device mounting.

More specific implementations relate to mounting semiconductor devices by reflowing metals or metal solders.

2. Background Art

[0002] The fabrication of semiconductor devices often includes the mounting of one or more die and/or other items onto a printed circuit board (PCB) (motherboard) (board) or other substrate. This coupling may be accomplished through the reflow of a metal or metal solder which, when solidified, forms a bond between the die (or other elements) and the board or substrate. Die and other elements also may be coupled to heat sinks through the reflow of metal or metal solder.

SUMMARY

[0003] Implementations of methods of forming a semiconductor package may include: forming an intermediate metal layer onto a die backside, the intermediate metal layer having a plurality of sublayers, each sublayer including a metal selected from the group consisting of titanium, nickel, copper, silver, and any combination thereof; depositing a tin layer onto the intermediate metal layer; and reflowing the tin layer with a silver layer of a substrate to form an intermetallic layer having a melting temperature greater than 260 degrees Celsius.

[0004] Implementations of a method of forming a semiconductor package may include one, all, or any of the following:

[0005] The substrate may include a copper layer coupled to the silver layer of the substrate prior to reflowing the tin layer with the silver layer of the substrate.

[0006] The plurality of sublayers of the intermediate metal layer may include a sublayer including titanium and a sublayer including nickel.

[0007] The plurality of sublayers of the intermediate metal layer may include a sublayer including silver.

[0008] The plurality of sublayers may include the following arrangement of the plurality of sublayers: a sublayer including titanium formed directly onto the die backside, a sublayer including nickel deposited directly onto the sublayer including titanium, and a sublayer including silver deposited directly onto the sublayer including nickel.

[0009] The plurality of sublayers of the intermediate metal layer may include a sublayer including copper.

[0010] The plurality of sublayers may include the following arrangement of the plurality of sublayers: a sublayer including titanium formed directly onto the die backside, a

sublayer including nickel deposited directly onto the sublayer including titanium, and a sublayer including copper deposited directly onto the sublayer including nickel.

[0011] The plurality of sublayers of the intermediate metal layer may include a sublayer including silver.

[0012] The plurality of sublayers may include the following arrangement of the plurality of sublayers: a sublayer including titanium formed directly onto the die backside, a sublayer including nickel deposited directly onto the sublayer including titanium, a sublayer including copper deposited directly onto the sublayer including nickel, and a sublayer including silver deposited directly onto the sublayer including copper.

[0013] The plurality of sublayers of the intermediate metal layer may include a sublayer including titanium and a sublayer including copper.

[0014] The plurality of sublayers may include the following arrangement of the plurality of sublayers: a sublayer including titanium formed directly onto the die backside, and a sublayer including copper deposited directly onto the sublayer including titanium.

[0015] The plurality of sublayers of the intermediate metal layer may include a sublayer including silver.

[0016] The plurality of sublayers may include the following arrangement of the plurality of sublayers: a sublayer including titanium formed directly onto the die backside, a sublayer including copper deposited directly onto the sublayer including titanium, and a sublayer including silver deposited directly onto the sublayer including copper.

[0017] The intermetallic layer may include one of: an intermetallic consisting of silver and tin, and; an intermetallic consisting of copper and tin.

[0018] In implementations no solder paste and no solder preform is used during the method of forming the semiconductor package.

[0019] Implementations of methods of forming a semiconductor package may include: forming a bump on each of a plurality of exposed pads of a top side of a die, each exposed pad surrounded by a passivation layer on the top side of the die, each bump including an intermediate metal layer and a tin layer deposited directly onto the intermediate metal layer, each intermediate metal layer including a plurality of sublayers, each sublayer including a metal selected from the group consisting of titanium, nickel, copper, silver, and any combination thereof; and reflowing each tin layer with a silver layer of a substrate to form a plurality of intermetallic layers, each intermetallic layer having a melting temperature greater than 260 degrees Celsius and including one of: an intermetallic consisting of silver and tin, and; an intermetallic consisting of copper and tin.

[0020] Implementations of semiconductor packages may include: a plurality of layers arranged in the following order: a die; a layer including titanium coupled to the die; an intermetallic layer including one of an intermetallic consisting of silver and tin and an intermetallic consisting of copper and tin; and a substrate including a copper layer; wherein the intermetallic layer has a melting temperature greater than 260 degrees Celsius.

[0021] Implementations of semiconductor packages may include one, all, or any of the following:

[0022] A layer including nickel formed between the layer including titanium and the intermetallic layer.

[0023] A layer including copper formed between the layer including titanium and the intermetallic layer.

[0024] The layer including titanium may be formed onto a backside of the die.

[0025] The layer including titanium may be formed onto an exposed pad of the die.

[0026] The foregoing and other aspects, features, and advantages will be apparent to those artisans of ordinary skill in the art from the DESCRIPTION and DRAWINGS, and from the CLAIMS.

BRIEF DESCRIPTION OF THE DRAWINGS

[0027] Implementations will hereinafter be described in conjunction with the appended drawings, where like designations denote like elements, and:

[0028] FIG. 1 is a cross section view of a die, multiple metallic layers, and a substrate used in the formation of an implementation of a semiconductor device package;

[0029] FIG. 2 is a cross section view of an implementation of a semiconductor device package formed from the elements of FIG. 1;

[0030] FIG. 3 is a cross section view of a die, multiple metallic layers, and a substrate used in the formation of an implementation of a semiconductor device package;

[0031] FIG. 4 is a cross section view of an implementation of a semiconductor device package formed from the elements of FIG. 3

[0032] FIG. 5 is a cross section view of a die, multiple metallic layers, and a substrate used in the formation of an implementation of a semiconductor device package;

[0033] FIG. 6 is a cross section view of an implementation of a semiconductor device package formed from the elements of FIG. 5;

[0034] FIG. 7 is a cross section view of a die, multiple metallic layers, and a substrate used in the formation of an implementation of a semiconductor device package;

[0035] FIG. 8 is a cross section view of an implementation of a semiconductor device package formed from the elements of FIG. 7;

[0036] FIG. 9 is a cross section view of a die, multiple metallic layers, and a substrate used in the formation of an implementation of a semiconductor device package;

[0037] FIG. 10 is a cross section view of an implementation of a semiconductor device package formed from the elements of FIG. 9;

[0038] FIG. 11 is a cross section view of a die, multiple metallic layers, and a substrate used in the formation of an implementation of a semiconductor device package;

[0039] FIG. 12 is a cross section view of an implementation of a semiconductor device package formed from the elements of FIG. 11;

[0040] FIG. 13 is a copper-tin binary phase diagram;

[0041] FIG. 14 is a silver-tin binary phase diagram;

[0042] FIG. 15 illustrates an example of a processing step that can be performed in the formation of the semiconductor device package of any of FIGS. 2, 4, 6, 8 and 10;

[0043] FIG. 16 illustrates an example of another processing step that can be performed in the formation of the semiconductor device package of any of FIGS. 2, 4, 6, 8 and 10;

[0044] FIG. 17 illustrates an example of another processing step that can be performed in the formation of the semiconductor device package of any of FIGS. 2, 4, 6, 8 and 10;

[0045] FIG. 18 illustrates an example of another processing step that can be performed in the formation of the semiconductor device package of any of FIGS. 2, 4, 6, 8 and 10;

[0046] FIG. 19 is a cross section view of a die with die pads on a top side of the die exposed through a passivation layer;

[0047] FIG. 20 illustrates an example of a processing step that can be performed in the formation of the semiconductor device package of FIG. 12;

[0048] FIG. 21 illustrates an example of another processing step that can be performed in the formation of the semiconductor device package of FIG. 12;

[0049] FIG. 22 illustrates an example of another processing step that can be performed in the formation of the semiconductor device package of FIG. 12; and

[0050] FIG. 23 illustrates an example of another processing step that can be performed in the formation of the semiconductor device package of FIG. 12.

DESCRIPTION

[0051] This disclosure, its aspects and implementations, are not limited to the specific components, assembly procedures or method elements disclosed herein. Many additional components, assembly procedures and/or method elements known in the art consistent with the intended semiconductor packages with a single reflow intermetallic layer and related methods will become apparent for use with particular implementations from this disclosure. Accordingly, for example, although particular implementations are disclosed, such implementations and implementing components may comprise any shape, size, style, type, model, version, measurement, concentration, material, quantity, method element, step, and/or the like as is known in the art for such semiconductor packages with a single reflow intermetallic layer and related methods, and implementing components and methods, consistent with the intended operation and methods.

[0052] As used herein, a die “backside” is defined as a side of the die that either does not have electrical connectors thereon or only has electrical connectors, such as pads or other elements, which are intended to act as an electrical ground or electrical routing to the die. As used herein, a die “top side” is defined as a side of the die that has at least one electrical connector thereon, such as a pad or other element which is not intended solely to act as an electrical ground to the die. As used herein “intermetallic(s)” refers to a solid-state compound having a fixed stoichiometry of two or more elemental metals, the atoms of each elemental metal having fixed rather than random positions within a lattice structure. “Intermetallic layer(s)” as used herein refers more generically to a layer which includes one or more intermetallics but which in some cases may not be entirely formed of intermetallics as defined above.

[0053] Referring to FIGS. 1-10, various implementations of methods of forming a semiconductor device package (package) involve utilizing wafer backside metallization

which is later sawn through or otherwise segmented after the die have been singulated. In FIGS. 1-10 the die have already been singulated and the backside metallization has already been sawn through or otherwise segmented. In implementations the backside metallization, including an intermediate metal layer (including all sublayers), and a tin layer, are all applied using wafer backside metallization techniques prior to the wafer being singulated.

[0054] Referring now to FIGS. 1-2, in various implementations of a method of forming a semiconductor device package (package) 2 the method includes forming an intermediate metal layer 26 onto a backside 16 of a die 14. The intermediate metal layer 26 includes a plurality of sublayers 38. A first sublayer 38 including titanium (titanium sublayer) 40 is deposited directly onto the backside 16 of die 14. A sublayer 38 including nickel (nickel sublayer) 42 is deposited directly onto the titanium sublayer 40. As used herein, “deposition directly onto” the titanium sublayer is meant to include any deposition onto an unoxidized/unreduced titanium sublayer as well as deposition onto an oxidized or otherwise reduced film of the titanium sublayer 40 formed prior to the deposition of the nickel sublayer 42 thereon (this same meaning is intended throughout this document whenever one layer is deposited “directly” onto another). A sublayer 38 including copper (copper sublayer) 46 is deposited directly onto the nickel sublayer 42. A sublayer 38 including silver (silver sublayer) 44 is deposited directly onto the copper sublayer 46. In various implementations each sublayer disclosed herein is formed of at least 50 wt. %, at least 80 wt. %, at least 85 wt. %, at least 90 wt. %, at least 95 wt. %, at least 96 wt. %, at least 97 wt. %, at least 98 wt. %, and/or at least 99 wt. % of the metal after which it is named.

[0055] The deposition of each sublayer 38, and of all other metal layers described herein, may be done using any thin film chemical and/or physical deposition technique such as, by non-limiting example, plating, electroplating, electroless plating, chemical solution deposition (CSD), chemical bath deposition (CBD), spin coating, chemical vapor deposition

(CVD), metalorganic chemical vapor deposition (MOCVD), plasma enhanced CVD (PECVD), atomic layer deposition (ALD), physical vapor deposition (PVD), thermal evaporation, electron beam evaporation, molecular beam epitaxy (MBE), sputtering, pulsed laser deposition, ion beam deposition, cathodic arc deposition (arc-PVD), electrohydrodynamic deposition (electrospray deposition), and any other method of metal layer deposition.

[0056] After the aforementioned layers have been deposited using any of the wafer backside metallization techniques as described above, the wafer may be singulated to produce single units as shown in FIG. 1 which may then be attached to a substrate 50. In some implementations, the layers may be deposited after singulation into single units, however. In implementations the substrate 50 is a portion of a ceramic board. Some representative examples of singulation processes will be described hereafter. The substrate 50 includes a silver layer 52 atop a copper layer 54 and the bottom tin layer 48 is reflowed with the silver layer 52 using a conventional 260 degrees Celsius reflow profile, such that the silver sublayer 44 and copper sublayer 46 also melt or at least become softened or diffuse/intermix sufficiently for the silver of the silver sublayer 44 and copper of the copper sublayer 46 to mix with the tin of the tin layer 48 to form intermetallics of tin, silver and/or copper. The tin layer 48 is pure tin or substantially pure tin and melts at 231 degrees Celsius and wets well to the substrate 50 with minimum voiding. The presence of silver and copper, even in small amounts, with the molten tin, results in the formation of intermetallics of one or more of silver, tin and/or copper fairly quickly, the intermetallics having melting temperatures (i.e., liquidus temperatures) greater than that of tin, which prevents or helps to prevent the flow of tin across the substrate 50 laterally.

[0057] Referring to the binary phase diagram of the copper/tin system of FIG. 13, even a small weight percent of about 2-3% copper in tin, at point 66 on the phase diagram,

will raise the liquidus temperature from about 232 degrees Celsius to about 260 degrees Celsius. The liquidus temperature is the line above which only liquid phase(s) exist—the solidus temperature is the line below which only solid phase(s) exist. Between the liquidus and solidus temperatures some solid and some liquid phases may exist. For purposes of this disclosure, the liquidus temperature corresponds with the melting point, or melting temperature of a material. Referring to the binary phase diagram of the silver/tin system of FIG. 14, even a small weight percent of about 6% silver in tin, at point 68 on the phase diagram, will raise the liquidus temperature from about 232 degrees Celsius to about 260 degrees Celsius—while the solidus temperature remains at 221 degrees Celsius. At 10 wt. % of silver and 90 wt. % tin the liquidus temperature is 295 degrees Celsius while the solidus temperature remains at 221 degrees Celsius. At 5 wt. % silver and 95 wt. % tin the liquidus temperature is 240 degrees Celsius and the solidus temperature is 221 degrees Celsius. At about 27 wt. % silver and about 73 wt. % tin the liquidus temperature is 400 degrees Celsius and the solidus temperature remains 221 degrees Celsius. In various implementations, a 3 micron solder joint could be formed during reflow to form a 73 wt. % tin 27 wt. % silver structure by beginning with a 1.793 micron layer of tin and a 1.207 micron layer of silver prior to reflow.

[0058] The raising of the melting temperature of the intermetallic layer 56 of the semiconductor package 2 thus results in a structure which will not reflow and/or re-melt during subsequent temperature increases when other devices are being reflowed or otherwise attached to the substrate 50 using a standard 260 degrees Celsius reflow profile. The properties of the intermetallic layer 56 thus produce a “single reflow” package or, in other words, the intermetallic layer 56 is a “single reflow” layer that will only reflow once under a standard 260 degrees Celsius reflow profile. This allows the die 14 to stay in place during subsequent reflows when other devices are mounted to the board of which the substrate 50 is

a part. Conventional backmetal layers of titanium/nickel/gold-tin described more below, and other conventional backmetal materials, do not have an increased melting temperature after the first reflow, but are susceptible to reflowing again when experiencing the same reflow profile temperature.

[0059] In terms of actual localized composition, there may be many different intermetallics or intermetallic compounds within the intermetallic layer 56 which may include any intermetallics comprising two or more of silver, tin and/or copper, though the intermetallic layer 56 may also be partially in the form of a solution. In other words, there may be some pure tin, some pure copper, some pure silver, some pure nickel, and so forth, in solution, with some intermetallics interspersed throughout, such as precipitated intermetallic crystals in solid solution, and/or there may be planar intermetallic layers particularly at boundary points (such as the boundary of the intermetallic layer 56 with the copper layer 54 and with the copper sublayer 46 (or the bottommost sublayer 38 after reflow in the other examples described herein), without the entire intermetallic layer 56 being comprised of intermetallics of two or more of silver, tin and/or copper. Nevertheless the intermetallic layer 56 due to the presence of the intermetallics in the layer 56 ultimately has a melting temperature greater than 260 degrees Celsius so that it does not reflow during subsequent high temperature processes that will include raising the temperature of the substrate 50 and/or the semiconductor package 2 to, or to about, 260 degrees Celsius.

[0060] The final composition of intermetallics in the intermetallic layer 56 may vary between a wide range since, as shown with the phase diagrams, only just above 2 weight percent copper or 4 weight percent silver needs to be mixed in with the tin to raise the melting temperature of the overall mixture above 260 degrees Celsius and, when more silver or copper are added, the melting temperature continues to increase. With conventional titanium/nickel/gold-tin back metallization described further below there is a fairly limited

window of thermal operation as the gold-tin layer (which in some conventional implementations is 3 microns thick) requires a composition that is 80 +/- 0.8 wt. % gold.

[0061] The layers of the structure of FIG. 1 may have the following thicknesses. The titanium sublayer 40 may be, or may be about, 1.15 kiloAngstroms ($\text{k}\text{\AA}$) thick, though a wide range of thicknesses could be used. This sublayer is used for adhesion to the silicon of the die 14 and can be replaced with other conventional materials such as titanium-tungsten (TiW), chromium (Cr), nickel-chromium (NiCr), and the like. The nickel sublayer 42 may be, or may be about, 1 $\text{k}\text{\AA}$ to about 6 $\text{k}\text{\AA}$. In particular implementations it may be 5 $\text{k}\text{\AA}$. This layer may be thicker for higher temperature applications (such as for high temperature storage requirements for hotter light emitting diodes (LEDs)), or when the tin layer 48 is thicker so that there is less of a risk of much or most (or all) of the nickel being consumed into nickel-tin intermetallics which is generally undesirable, and/or when the substrate 50 does not include a silver layer 52 to consume some of the tin into silver-tin intermetallics thereby reducing the formation of nickel-tin intermetallics. Too thick of a nickel sublayer 42 may result in excessive stresses. The copper sublayer 46 may be, or may be about, 4 $\text{k}\text{\AA}$ thick, and in implementations may range from 0.1 $\text{k}\text{\AA}$ to 12 $\text{k}\text{\AA}$. The silver sublayer 44 may be, or may be about, 2 $\text{k}\text{\AA}$ thick, and in implementations may range between 0.5 $\text{k}\text{\AA}$ and 12 $\text{k}\text{\AA}$ or between 0 $\text{k}\text{\AA}$ and 12 $\text{k}\text{\AA}$ (in some implementations, as described herein, there is no silver sublayer 44 at all). In implementations the tin layer 48 may be, or may be about, 16 $\text{k}\text{\AA}$ thick, and in implementations may range from 10 $\text{k}\text{\AA}$ to 30 $\text{k}\text{\AA}$.

[0062] The ratio of silver to tin can be adjusted based on the application. Increasing the thickness of the tin layer 48 allows for additional or enhanced wetting to substrate 50 and reduction of voids if the surface of the substrate 50 is rough. Increasing the thickness of the silver sublayer 44 increases protection of the nickel (i.e., preventing the nickel from being consumed into nickel-tin intermetallics). It can, however, be desirable that some of the

nickel, but not all of the nickel, be consumed in nickel-tin intermetallics. Accordingly, if the silver sublayer 44 is too thick this can restrict the amount of nickel-tin intermetallics too much and can actually reduce the shear strength and consistency of the semiconductor package 2. The ratio of silver to tin may thus be adjusted so that the desired silver-tin intermetallics in the desired amount are formed during reflow. The ratio of copper to tin can also be adjusted based on the particular application. Increasing the thickness of the copper sublayer 46 allows for a thicker tin layer 48 because a thicker copper sublayer 46 better slows down or impedes the formation of nickel-tin intermetallics.

[0063] As can be seen from comparing FIG. 2 to FIG. 1, the tin layer 48, silver layer 52 of the substrate 50, silver sublayer 44, and copper sublayer 46 may be consumed in the intermetallic layer 56. The use of the sublayers 38 and tin layer 48 may also allow for adhesion of the die 14 to the substrate 50 without the use of solder paste or preforms. The copper layer 54 and the portion of the copper sublayer 46 that remains may provide solderable surfaces for the tin and intermetallics and other elements of the intermetallic layer 56. In implementations the copper of the copper layer 54 of the substrate 50 may also form intermetallics with the tin of the tin layer 48, further providing a strong die attach and reducing the amount of nickel-tin intermetallics by consuming some of the tin into tin-copper intermetallics.

[0064] FIGS. 3-4 show a similar materials system to that shown in FIGS. 1-2 but with an intermediate metal layer 28 that does not include a silver sublayer 44. The remaining layers may have the same thicknesses described above. The processes and results are similar to above, except that the intermetallic layer 58 may include somewhat different overall percentages of silver, copper and tin and therefore may have different intermetallics and/or different amounts of different intermetallics, different amounts of metals or compounds precipitated or in solution, etc. Nevertheless intermetallic layer 58 has a melting temperature

greater than 260 degrees Celsius and semiconductor package 4 otherwise generally has similar single-reflow properties as those described above with respect to semiconductor package 2. As can be seen by comparing FIG. 3 to FIG. 4 the copper sublayer 46, tin layer 48 and silver layer 52 of the substrate 50 may be fully or partially consumed in the intermetallic layer 58.

[0065] FIGS. 5-6 show a similar materials system to that shown in FIGS. 1-2 but with an intermediate metal layer 30 that does not include a nickel sublayer 42. The remaining layers may have the thicknesses described above, though in implementations the thickness of the copper sublayer 46 may range between 1 kÅ and 40 kÅ. The processes and results are similar to above, however, except that the intermetallic layer 60 may have somewhat different overall percentages of silver, copper and tin and therefore may have different intermetallics and/or different amounts of different intermetallics, different amounts of metals or compounds precipitated or in solution, etc. Nevertheless intermetallic layer 60 has a melting temperature greater than 260 degrees Celsius and semiconductor package 6 otherwise generally has similar single-reflow properties as those described above with respect to semiconductor package 2. As can be seen by comparing FIG. 5 to FIG. 6 the tin layer 48, silver sublayer 44, a portion of the copper sublayer 46, and the silver layer 52 of the substrate 50 may be consumed in the intermetallic layer 60.

[0066] FIGS. 7-8 show a similar materials system to that shown in FIGS. 1-2 but with an intermediate metal layer 32 that does not include a nickel sublayer 42 or a silver sublayer 44. The remaining layers may have the thicknesses described above. The processes and results are similar to above, however, except that the intermetallic layer 62 may include somewhat different overall percentages of silver, copper and tin and therefore may have different intermetallics and/or different amounts of different intermetallics, different amounts of metals or compounds precipitated or in solution, etc. Nevertheless intermetallic layer 62

has a melting temperature greater than 260 degrees Celsius and semiconductor package 8 otherwise generally has similar single-reflow properties as those described above with respect to semiconductor package 2. As can be seen by comparing FIG. 7 to FIG. 8 the tin layer 48, a portion of the copper sublayer 46, and the silver layer 52 of the substrate 50 are fully or partially consumed in the intermetallic layer 62.

[0067] FIGS. 9-10 show a similar materials system to that shown in FIGS. 1-2 but with an intermediate metal layer 34 that does not include a copper sublayer 46. The remaining layers may have the thicknesses described above, though in implementations the silver sublayer 44 may have a thickness of 4 kÅ and may range between 1 kÅ and 12 kÅ. The processes and results are similar to above, however, except that the intermetallic layer 64 may have somewhat different overall percentages of silver, copper and tin and therefore may have different intermetallics and/or different amounts of different intermetallics, different amounts of metals or compounds precipitated or in solution, etc. In particular, since there is no copper sublayer 46, and although there may be some copper in the intermetallic layer 64 from the copper layer 54 of the substrate 50, the intermetallics of the intermetallic layer 64 may predominantly comprise intermetallics of silver and tin. Intermetallics of copper and tin may form at the interfaces of the intermetallic layer 64 and the copper layer 54 of the substrate 50, though. Intermetallic layer 64 also has a melting temperature greater than 260 degrees Celsius and semiconductor package 10 otherwise generally has similar single-reflow properties as those described above with respect to semiconductor package 2. As can be seen by comparing FIG. 9 to FIG. 10 the tin layer 48, silver sublayer 44, and the silver layer 52 of the substrate 50 may be consumed in the intermetallic layer 64 during reflow. The silver sublayer 44 between the nickel sublayer 42 and the tin layer 48 impedes the diffusion of the tin with the nickel and limits the formation of nickel-tin intermetallics, which may allow for a stronger die bond or solder joint.

[0068] The materials systems of FIGS. 9 and 11 could in some implementations experience problems with all or substantially all of the nickel being consumed into nickel-tin intermetallics if too thick a tin layer 48 is included. By non-limiting example, in implementations a thicker tin layer 48 may be required for reflowing onto rougher substrates 50 (such as rougher ceramic substrates), when the substrate 50 is not a part of a ceramic substrate, when less voiding is required, or when a taller solder joint is needed for increased reliability. In such instances the ratio of tin to silver is increased, and in such instances the implementations of FIGS. 1, 3, 5 or 7 may be used instead which either do not include a nickel sublayer 42 or include a copper sublayer 46 between the tin layer 48 and the nickel sublayer 42 in order to prevent or hinder the formation of nickel-tin intermetallics (by consuming some of the tin into tin-copper intermetallics). The reduction of nickel-tin intermetallics may result in a stronger die bond/solder joint. Some nickel-tin intermetallics can be desirable and show good wetting and adhesion during reflow but when all of the nickel is consumed by the tin into nickel-tin intermetallics so that there is no longer any pure nickel remaining then the adhesion is generally decreased and the shear strength of the semiconductor package reduced.

[0069] Furthermore, the nickel sublayer 42 is a high stress metallization which can be more difficult to separate during singulation than other backmetals. For example, depending on the die size, the nickel sublayer 42 could be difficult to separate using a jet ablation process if the nickel sublayer 42 is thicker than 1 micron. In particular implementations, it may also be desirable to form a semiconductor package without nickel for different die shapes or for extremely small die 14, such as less than 180 microns on a side, or very thin die 14, such as less than 100 microns thick. Such die can have inherently high stresses which means that nickel is not a viable (or not as viable an) option. In addition, because the jet ablation force required to break a thick nickel layer may place force on the die greater than

the attractive force between the die and the tape, attempting to jet ablate thick nickel may result in washing the die off the tape. In such implementations, the nickel sublayer 42 may be replaced with a copper sublayer 46. Such a replacement may also improve performance during the jet ablation process.

[0070] FIGS. 11-12 show a semiconductor package 12 formed using a different method implementation wherein an intermediate metal layer 36 is applied to the top side 18 of die 14, instead of the backside 16, in order to form bumps 22, for flip chip packaging. The layers in such method implementations may still have any of the thicknesses described above. Similar to what was described above with respect to the backmetal method implementations, the flip chip process may also be done to an entire wafer prior to singulation and reference is now made to FIGS. 19-23 and to FIGS. 11-12 to describe this process. The top side 18 of each die 14 prior to singulation includes a plurality of pads 20 (which are electrical contacts not intended to be used primarily as a ground) where each pad 20 is surrounded by a passivation layer 24, as shown in FIG. 19. The passivation layer may be, by non-limiting example, an oxide, nitride, a polyimide, or other material capable of passivating a silicon surface, and may be formed using any of a wide variety of passivating process methods for depositing/forming such materials.

[0071] Each sublayer 40 of the intermediate metal layer 36 is deposited in turn, beginning with the sublayer 40 deposited directly onto the pads 20 as shown in FIG. 20. The passivation layer 24 (or a masking material over the passivating layer 24 that is later removed) prevents electrical connection from forming during deposition (via electroplating, sputtering, evaporating, etc.) of sublayers 40 onto the spaces between the pads 20. Thus, as the sublayers 40 are deposited and as the tin layer 48 is deposited, the bumps 22 are formed. FIGS. 20-22 show, as a representative example, a titanium sublayer 40 deposited directly onto each pad 20 (FIG. 20), a nickel sublayer 42 deposited directly onto each titanium

sublayer 40 (FIG. 21), and a silver sublayer 44 deposited directly onto each nickel sublayer 42 (FIG. 22). A tin layer 48 is deposited directly onto each silver sublayer 44 (FIG. 23). The tin layers 48 are then reflowed with the silver layer 52 of the substrate 50 which also causes the silver sublayers 44 to melt or at least soften and become diffuse, thus forming intermetallic layers 64, each of which may consume a silver sublayer 44, a tin layer 48 and the silver layer 52 of the substrate 50 directly below the bump 22. The selective deposition of each metallic layer only onto the portions without passivation may be done, by non-limiting example, using electroplating, electroless plating and other methods of metal layer deposition.

[0072] Although the intermediate metal layer 36 illustrated in the figures is similar to intermediate metal layer 34 of FIG. 9, this is only given as a representative example and the flip-chip procedure of FIGS. 11-12 could instead have the intermediate metal layers 32 as arranged in FIG. 7, or the intermediate metal layers 30 as arranged in FIG. 5, the intermediate metal layers 28 as arranged in FIG. 3, or the intermediate metal layers 26 as arranged in FIG. 1. In any case, the processes and results are similar to above as described with respect to the backmetal structures shown in FIGS. 1-10, with the resulting intermetallic layer having different overall percentages of silver, copper and tin and therefore having different intermetallics and/or different amounts of different intermetallics, different amounts of metals or compounds precipitated or in solution, etc. according to the particular sublayers 38 used. Whatever sublayers 38 are used, the intermetallic layer 64 of semiconductor package 12 has a melting temperature greater than 260 degrees Celsius and thus the semiconductor package 12 has similar single-reflow properties as those described above with respect to semiconductor package 2.

[0073] Referring to FIGS. 15-18, and reverting back to the backmetal examples of FIGS. 1-10, in various implementations a backmetal 70 deposited on a backside 16 of a wafer

may include one of the intermediate metal layers 26, 28, 30, 32, 34, 36 described herein as well as the tin layer 48. As shown in FIG. 15 the wafer may be etched from the top side 18 (which in the implementation shown is a side including pads 20 which are not intended to be only used as grounds) using, by non-limiting example, SF₆ plasma-based dry etching using the Bosch process or Time Division Multiplex (TDM) etching after selected portions of a passivation layer are removed. The passivation layer in implementations may be any disclosed in this document. The plasma etching may result in narrow scribe grids as low as 15 microns in thickness and may also allow no mechanical damage to die edges (such as chips or cracks), increased die per wafer, shaped die, keyed die, rounded corners, and increased die singulation throughput.

[0074] As seen in FIG. 16 a first tape 74 which coupled the backmetal 70 to a frame 72 during the singulation process may be removed after a second tape 76 is applied to the top sides 18 of the singulated die 14 and to the frame 72. By non-limiting example, the first tape 74 (and also the second tape 76 and later described third tape 80) may be ultraviolet (UV) tape that may be more easily removed after UV irradiation of the tape. The film frame 72 may be flipped so that a water jet 78 is positioned as shown in FIG. 17, and the water jet 78 is used to spray water onto the backmetal 70 in a process known as backmetal jet ablation to remove portions of the backmetal that correspond with the scribe grids or streets described above, singulating the backmetal 70 and forming a plurality of semiconductor packages 2, 4, 6, 8, or 10. The film frame 72 spins during this process while the water jet 78 nozzle swings from side to side to get complete coverage and therefore removal of all the backmetal 70 corresponding with the scribe grids or streets. In various implementations, one or more liquids other than water could be used. As shown in FIG. 18 the frame 72 may then be flipped again, a third tape 80 may be applied to the backmetal 70 side of each die 14, and the second tape 76 may be removed, for further processing, such as an optional wafer wash. The

singulated units including die 14 and intermediate metal layers 26, 28, 30, 32, 34, or 36, and tin layer 48, are then ready for the reflow processes described above. Naturally, the flip chip example given in FIGS. 11-12 does not involve this type of backmetal processing. The removal of backside metallization using a wafer wash tool allows the use of dry die singulation using plasma etch, as described above, for narrow streets and other benefits, to be used, while using another process for singulating the backmetal 70. This may be useful in circumstances wherein the backmetal 70 either takes a relatively long amount of time to be singulated using the dry plasma etch process or otherwise cannot be removed using the dry plasma etch process. Jet ablation can also be used even where there is exposed Sn provided proper processing conditions exist.

[0075] In implementations the substrate 50 need not have a silver layer 52, and the sublayers 38 themselves may have all of the silver and/or copper needed to form the desired intermetallics of intermetallic layers 56, 58, 60, 62, or 64.

[0076] Conventional solder paste or solder preform process results do not suggest the use of the backmetal devices and the flip chip devices disclosed herein. The vast majority of conventional die attach processes incorporate the addition of a solder paste or solder preform to add solder between the die and the bonding surface. Generally, had various processing advantages, including: such a process requires only the die surface and the bonding surface to be solderable (in other words, it is easier to produce a wafer with a backmetal that is simply solderable than a backmetal which is solderable and also the solder itself); more flexibility is allowed for the die attach material (i.e., different pads could be soldered using different types of paste or preform, if desired—which cannot easily be accomplished when the solder is laid down as a backmetal across the entire wafer); and thicker connections may be made with solder paste or preforms, generally, for when thermally induced stresses are a potential problem (such as with plastic packages). Also, attempts to use backmetal structures

including layers arranged into a titanium/nickel/tin structure used in the industry to replace solder paste have demonstrated stresses that are too high due to the thick nickel layer, observed at deposition and/or at elevated temperatures including future reflows, which can cause line down problems at the end customer assembly site. In these attempts, the thick nickel layer was required, or in other words, the nickel layer thickness was increased in this titanium/nickel/tin structure, to account for tin diffusion to the nickel layer and the formation of nickel-tin intermetallics. What was observed is that the nickel integrity was limited as the nickel was consumed to form nickel-tin intermetallics, which compromised the die shear strength. Additional observations indicated that with previous thick nickel backmetal structures there was also a long deposition process to lay down the layers, and a higher cost, in general, when compared to using solder paste. These recognized advantages and disadvantages of conventional processes known to those of ordinary skill would not lead them to investigate non-solder paste/solder preform processes involving nickel and other backmetal intermetallics using just the backmetal or bump materials for soldering.

[0077] In implementations the packages 2, 4, 6, 8, 10, 12 are designed specifically for lower stress applications such as where the substrate 50 is part of a ceramic board. There may be additional advantages of the packages and methods disclosed in this document. The method implementations disclosed herein may permit extremely small die to be bonded. For example, a die that is about 200 microns by about 200 microns in area (or about 220 microns by 220 microns) can, if bonded using a conventional dispensed volume of solder, result in die tilt, movement from target location (die float), and the like, during die bonding. Such negative aspects for such small die generally may not occur with the methods disclosed herein.

[0078] With regards to the flip chip structures and methods disclosed herein, conventional flip chip bump structures are mounted to a board or substrate using solder paste,

such as tin-lead or copper-tin-silver solder paste, to aid in the isolation of the die from stresses of the board or substrate. Sometimes large amounts of solder are used.

Intermetallics are formed using such solder pastes, during the reflow process, but the flip chip bump structures will still melt during subsequent reflow processes due to the large amount of solder. This is actually by design so that the flip chip devices can be reworked or replaced if they are found to be faulty. Accordingly, conventional flip chip processing using solder paste does not suggest using the bump material itself to attach the die to the substrate to those of ordinary skill.

[0079] Semiconductor packages 2, 4, 6, 8, 10, 12 in implementations may be used, as discussed above, in light emitting diode (LED) applications. In implementations they may also be used for non-LED applications which involve mounting a die to a ceramic substrate (such as, by non-limiting example, mounting a die to a substrate 50 of a ceramic substrate). In implementations they may also be used for applications which involve mounting a die to a non-ceramic substrate, such as, by non-limiting example, a leadframe, an organic substrate, and any other substrate type not containing a ceramic material.

[0080] In implementations the backmetal examples described herein may be used for light emitting diode (LED) semiconductor packages and may allow a lower cost than conventional backmetal materials which can include backmetal structures of titanium/nickel/gold-tin layers arranged in that order (in some cases of which the gold-tin layer is 3 microns thick), which result in a materials savings of over 77% over conventional wafer back metal cost. The use of the materials disclosed herein may also reduce processing costs by allowing lower cost evaporation techniques instead of more costly sputtering techniques for applying layers. The gold-tin layer of the conventional titanium/nickel/gold-tin example has gold and tin in the ratio of 80/20 (weight ration) and melts at 280 degrees Celsius, which is higher than the standard 260 degrees Celsius reflow profile used for

subsequent devices added to a board or substrate. The flip chip examples described herein may also be used for LED semiconductor packages wherein the elimination of wire bonds will prevent light from being blocked by the wire.

[0081] In places where the description above refers to particular implementations of semiconductor packages with a single reflow intermetallic layer and related methods and implementing components, sub-components, methods and sub-methods, it should be readily apparent that a number of modifications may be made without departing from the spirit thereof and that these implementations, implementing components, sub-components, methods and sub-methods may be applied to other semiconductor packages with a single reflow intermetallic layer and related methods.

CLAIMS

What is claimed is:

1. A method of forming a semiconductor package, comprising:
forming an intermediate metal layer onto a die backside, the intermediate metal layer comprising a plurality of sublayers, each sublayer comprising a metal selected from the group consisting of titanium, nickel, copper, silver, and any combination thereof;
depositing a tin layer onto the intermediate metal layer; and
reflowing the tin layer with a silver layer of a substrate to form an intermetallic layer having a melting temperature greater than 260 degrees Celsius.
2. The method of claim 1, wherein the substrate comprises a copper layer coupled to the silver layer of the substrate prior to reflowing the tin layer with the silver layer of the substrate.
3. The method of claim 1, wherein the plurality of sublayers of the intermediate metal layer include a sublayer comprising titanium and a sublayer comprising nickel.
4. The method of claim 3, wherein the plurality of sublayers of the intermediate metal layer include a sublayer comprising silver.
5. The method of claim 4, wherein the plurality of sublayers include the following arrangement of the plurality of sublayers: a sublayer comprising titanium formed directly onto the die backside, a sublayer comprising nickel deposited directly onto the sublayer comprising titanium, and a sublayer comprising silver deposited directly onto the sublayer comprising nickel.

6. The method of claim 3, wherein the plurality of sublayers of the intermediate metal layer include a sublayer comprising copper.

7. The method of claim 6, wherein the plurality of sublayers include the following arrangement of the plurality of sublayers: a sublayer comprising titanium formed directly onto the die backside, a sublayer comprising nickel deposited directly onto the sublayer comprising titanium, and a sublayer comprising copper deposited directly onto the sublayer comprising nickel.

8. The method of claim 6, wherein the plurality of sublayers of the intermediate metal layer include a sublayer comprising silver.

9. The method of claim 8, wherein the plurality of sublayers include the following arrangement of the plurality of sublayers: a sublayer comprising titanium formed directly onto the die backside, a sublayer comprising nickel deposited directly onto the sublayer comprising titanium, a sublayer comprising copper deposited directly onto the sublayer comprising nickel, and a sublayer comprising silver deposited directly onto the sublayer comprising copper.

10. The method of claim 1, wherein the plurality of sublayers of the intermediate metal layer include a sublayer comprising titanium and a sublayer comprising copper.

11. The method of claim 10, wherein the plurality of sublayers include the following arrangement of the plurality of sublayers: a sublayer comprising titanium formed directly

onto the die backside, and a sublayer comprising copper deposited directly onto the sublayer comprising titanium.

12. The method of claim 10, wherein the plurality of sublayers of the intermediate metal layer include a sublayer comprising silver.

13. The method of claim 12, wherein the plurality of sublayers include the following arrangement of the plurality of sublayers: a sublayer comprising titanium formed directly onto the die backside, a sublayer comprising copper deposited directly onto the sublayer comprising titanium, and a sublayer comprising silver deposited directly onto the sublayer comprising copper.

14. The method of claim 1, wherein the intermetallic layer comprises one of: an intermetallic consisting of silver and tin, and; an intermetallic consisting of copper and tin.

15. The method of claim 1, wherein one of no solder paste and no solder preform is used during the method of forming the semiconductor package.

16. A method of forming a semiconductor package, comprising:

forming a bump on each of a plurality of exposed pads of a top side of a die, each exposed pad surrounded by a passivation layer on the top side of the die, each bump comprising an intermediate metal layer and a tin layer deposited directly onto the intermediate metal layer, each intermediate metal layer comprising a plurality of sublayers, each sublayer comprising a metal selected from the group consisting of titanium, nickel, copper, silver, and any combination thereof; and

reflowing each tin layer with a silver layer of a substrate to form a plurality of intermetallic layers, each intermetallic layer having a melting temperature greater than 260 degrees Celsius and comprising one of:

an intermetallic consisting of silver and tin, and;

an intermetallic consisting of copper and tin.

17. A semiconductor package, comprising:

a plurality of layers arranged in the following order:

a die;

a layer comprising titanium coupled to the die;

an intermetallic layer comprising one of an intermetallic consisting of silver and tin and an intermetallic consisting of copper and tin; and

a substrate comprising a copper layer;

wherein the intermetallic layer has a melting temperature greater than 260 degrees Celsius.

18. The semiconductor package of claim 17, further comprising a layer comprising nickel formed between the layer comprising titanium and the intermetallic layer.

19. The semiconductor package of claim 17, further comprising a layer comprising copper formed between the layer comprising titanium and the intermetallic layer.

20. The semiconductor package of claim 17, wherein the layer comprising titanium is formed onto a backside of the die.

21. The semiconductor package of claim 17, wherein the layer comprising titanium is formed onto an exposed pad of the die.

1/6




FIG. 1




FIG. 2




FIG. 3




FIG. 4

2/6




FIG. 5




FIG. 6




FIG. 7




FIG. 8

3/6




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14

5/6




FIG. 15




FIG. 16




FIG. 17




FIG. 18

6/6




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2015/064521

A. CLASSIFICATION OF SUBJECT MATTER

INV. H01L21/60 H01L23/482 H01L23/485 H01L21/78 H01L21/683
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data, INSPEC, COMPENDEX

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP 2009 290007 A (TOSHIBA CORP) 10 December 2009 (2009-12-10)	1-5,14, 15,17-20
Y	the whole document	6,7,10, 16,21
X	----- TAKAHASHI T ET AL: "Development of Ag3Sn Intermetallic Compound Joint for Power Semiconductor Devices", ELECTROCHEMICAL AND SOLID-STATE LETTERS, vol. 12, no. 7, 29 April 2009 (2009-04-29) , pages H263-H265, XP055261822, ISSN: 1099-0062, DOI: 10.1149/1.3125277	1-5,14, 15,17, 18,20
Y	the whole document ----- -/--	6,7,10, 16,19,21

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

28 June 2016

Date of mailing of the international search report

05/07/2016

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Maslankiewicz, Pawel

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2015/064521

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	W0 2013/140936 A1 (HITACHI LTD [JP]) 26 September 2013 (2013-09-26)	1-3,6,7, 10,14, 15,17-20 16,21
Y	paragraph [0019] - paragraph [0035] paragraph [0044] figures 6-11	

X	JP 2013 157483 A (UNIV OSAKA) 15 August 2013 (2013-08-15)	16,17, 19,21
Y	paragraph [0030] - paragraph [0031] paragraph [0034] - paragraph [0070] paragraph [0076] - paragraph [0077] figures 1-11	1-3,6, 14,15,20

Y	US 2014/077377 A1 (SASAKI YO [JP] ET AL) 20 March 2014 (2014-03-20)	1-3,6,7, 10,14, 15,17, 19,20
	paragraph [0003] - paragraph [0007] paragraph [0034] - paragraph [0078] paragraph [0151] paragraph [0153] - paragraph [0158] figures 1-8, 24-25	

Y	US 2012/273935 A1 (MARTENS STEFAN [DE] ET AL) 1 November 2012 (2012-11-01)	1-3,6, 10, 14-17, 19-21
	paragraph [0026] - paragraph [0030] paragraph [0034] - paragraph [0040] figures 2-3, 5, 6a	

Y	DE 195 31 158 A1 (DAIMLER BENZ AG [DE]) 27 February 1997 (1997-02-27)	1-3,6, 10, 14-17, 19-21
	page 2, lines 27-34, 44-55 page 6, lines 28-32 table 1	

A	US 2014/175495 A1 (CHUANG TUNG-HAN [TW] ET AL) 26 June 2014 (2014-06-26)	1-7,10, 14,15, 17-20
	paragraph [0022] paragraph [0025] - paragraph [0031] paragraph [0039] - paragraph [0051] figure 2	

	-/--	

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2015/064521

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:

2. ☐ Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. ☐ Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

see additional sheet

1. ☐ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. ☐ As all searchable claims could be searched without effort justifying an additional fees, this Authority did not invite payment of additional fees.
3. ☒ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
1-7, 10, 14, 15, 17-20(completely); 16, 21(partially)
4. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- ☐ The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- ☐ The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- ☒ No protest accompanied the payment of additional search fees.

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2015/064521

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 2013/285248 A1 (YIN HUNG-LIN [TW] ET AL) 31 October 2013 (2013-10-31) paragraph [0002] paragraph [0005] - paragraph [0006] paragraph [0008] paragraph [0018] - paragraph [0020] paragraph [0023] - paragraph [0026] paragraph [0028] - paragraph [0029] table 1 figures 1-3, 7 -----	1-5,14, 15,17, 18,20
A	US 2012/181676 A1 (TSUI ANTHONY C [US] ET AL) 19 July 2012 (2012-07-19) paragraph [0030] - paragraph [0046] paragraph [0126] - paragraph [0132] figure 8 -----	16,21
A	SCHMETTERER C ET AL: "Cu-Ni-Sn: A Key System for Lead-Free Soldering", JOURNAL OF ELECTRONIC MATERIALS, WARRENDALE, PA, US, vol. 38, no. 1, 8 August 2008 (2008-08-08), pages 10-24, XP002608637, ISSN: 0361-5235, DOI: 10.1007/S11664-008-0522-4 figures 1-3 -----	1-3,6,7, 10,14-21

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. claims: 1-5, 14, 15, 17, 18, 20

A method of forming a semiconductor package, comprising:
forming an intermediate metal layer onto a die backside, the intermediate metal layer comprising an Ag/Ni/Ti structure;
depositing a tin layer onto the intermediate metal layer;
and reflowing the tin layer with a silver layer of a substrate to form an intermetallic layer having a melting temperature greater than 260 degrees Celsius,
as well as a corresponding device

2. claims: 6, 7, 10, 19

A method of forming a semiconductor package, comprising:
forming an intermediate metal layer onto a die backside, the intermediate metal layer comprising a Cu/Ni/Ti structure;
depositing a tin layer onto the intermediate metal layer;
and reflowing the tin layer with a silver layer of a substrate to form an intermetallic layer having a melting temperature greater than 260 degrees Celsius,
as well as a corresponding device

3. claims: 8, 9, 12, 13(completely); 16, 21(partially)

A method of forming a semiconductor package, comprising:
forming an intermediate metal layer onto a die backside or forming a bump on each of a plurality of pads of a top side of a die, each bump comprising an intermediate metal layer, the intermediate metal layer comprising a plurality of sublayers including a copper sublayer and a silver sublayer;
depositing a tin layer onto the intermediate metal layer;
and reflowing each tin layer with a silver layer of a substrate to form an intermetallic layer or a plurality thereof, each having a melting temperature greater than 260 degrees Celsius,
as well as a corresponding device

4. claims: 11(completely); 16, 21(partially)

A method of forming a semiconductor package, comprising:
forming an intermediate metal layer onto a die backside or forming a bump on each of a plurality of pads of a top side of a die, each bump comprising an intermediate metal layer, the intermediate metal layer comprising a Cu/Ti structure;
depositing a tin layer onto the intermediate metal layer;
and reflowing each tin layer with a silver layer of a substrate to form an intermetallic layer or a plurality thereof, each having a melting temperature greater than 260 degrees Celsius,

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

as well as a corresponding device

5. claims: 16, 21(all partially)

A method of forming a semiconductor package, comprising:
forming a bump on each of a plurality of pads of a top side
of a die, each bump comprising an intermediate metal layer
and a tin layer deposited directly thereon, each
intermediate metal layer comprising an Ag/Ni/Ti or a
Cu/Ni/Ti structure; and reflowing each tin layer with a
silver layer of a substrate to form a plurality of
intermetallic layers, each intermetallic layer having a
melting temperature greater than 260 degrees Celsius and
comprising one of: an intermetallic consisting of silver and
tin and an intermetallic consisting of copper and tin,
as well as a corresponding device

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2015/064521

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 2009290007 A	10-12-2009	JP 5523680 B2 JP 2009290007 A	18-06-2014 10-12-2009
WO 2013140936 A1	26-09-2013	JP 5677346 B2 JP 2013197427 A WO 2013140936 A1	25-02-2015 30-09-2013 26-09-2013
JP 2013157483 A	15-08-2013	NONE	
US 2014077377 A1	20-03-2014	CN 103681527 A JP 2014060341 A US 2014077377 A1	26-03-2014 03-04-2014 20-03-2014
US 2012273935 A1	01-11-2012	CN 102760664 A DE 102012103759 A1 US 2012273935 A1	31-10-2012 24-01-2013 01-11-2012
DE 19531158 A1	27-02-1997	NONE	
US 2014175495 A1	26-06-2014	CN 103887404 A KR 20140081654 A TW 201427113 A US 2014175495 A1	25-06-2014 01-07-2014 01-07-2014 26-06-2014
US 2013285248 A1	31-10-2013	CN 103377956 A TW 201344807 A US 2013285248 A1	30-10-2013 01-11-2013 31-10-2013
US 2012181676 A1	19-07-2012	NONE	