## WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>3</sup>:

G06F 9/00, 9/46

A1

(11) International Publication Number: WO 86/ 00437

(43) International Publication Date: 16 January 1986 (16.01.86)

(21) International Application Number:

PCT/US85/00735

(22) International Filing Date:

24 April 1985 (24.04.85)

(31) Priority Application Number:

626,363

(32) Priority Date:

28 June 1984 (28.06.84)

(33) Priority Country:

U

(71) Applicant: MOTOROLA, INC. [US/US]; 1303 E. Algonquin Road, Schaumburg, IL 60196 (US).

(72) Inventors: ZOLNOWSKY, John; 9 Homer Lane, Menlo Park, CA 94025 (US). CRUESS, Michael; 7405 Cannon Mountain Place, Austin, TX 78749 (US). MacGREGOR, Douglas, B.; 3705 Tarragona Lane, Austin, TX 78727 (US).

(74) Agents: GILLMAN, James, W. et al.; Motorola, Inc., Patent Department, Suite 300K, 4250 E. Camelback Road, Phoenix, AZ 85018 (US).

(81) Designated States: DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, KR, NL (European patent).


#### Published

With international search report.

(54) Title: DATA PROCESSOR HAVING MODULE ACCESS CONTROL

### (57) Abstract

A data processor (12) cooperates with an access controller (14) to control access to a module stored in a storage device (20). In response to receiving an instruction which requests access to the module and specifies an address within the storage device (20) containing an access request, the data processor (12) retrieves the access request and provides the access request to the access controller (14). The data processor (12) will then initiate the requested access. However, the access will be faulted if the access controller (14) decides to deny the access request.



## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

4

## DATA PROCESSOR HAVING MODULE ACCESS CONTROL

### Field of the Invention

The present invention relates generally to a data processors and, more particularly, to a data processor having a module access control mechanism.

### Background of the Invention

In many data processors, the executing program has the ability to access any address within the address space generally available to the processor. In many other data processors, access limitations are imposed upon a user program, but not upon the supervisor program. Typically, the access limitations are in the form of address range or space limits imposed by hardware. Another common limitation is the imposition of write protection upon certain designated address ranges which are otherwise accessible to the user program.

In some other systems, the supervisor program includes a number of service routines for performing input/output operations and other necessary system functions. In general, such routines are considered to be privileged, and all accesses thereto by user programs typically results in traps to an appropriate privilege violation handler within the supervisor program. In such implementations, the handler is responsible for deciding if the request should be honored. If the decision is affirmative, the handler enables the requested service to be performed before control is transferred back to the user program. While this software implemented access control mechanism is quite versatile, the overhead associated with such a mechanism is far from insignificant.

In some other data processors, such as the Digital Equipment Corporation VAX and the National Semiconductor NSC16000 microprocessor, a program may be configured as a set of data/code modules which can be "called" as appropriate by

other modules. At the end of the called module, control is returned to the calling module. However, these processors provide no mechanism for controlling access to such modules. Thus, the module call instruction is comparable to a conventional branch-to-subroutine instruction wherein the data processor would simply stack away onto a user stack certain return information before branching to the appropriate starting address of the module. In some of these systems, this starting address is part of a "module descriptor" which is constructed by the compiler/assembler and linker in the process of creating an executable load module. Other information relating to the module may also be provided in the module descriptor.

In the General Electric GE645 "MULTICS" machine, and, more recently, in some of the machines offered commercially by Prime Computers and Data General. each "page" of the available address space within the system memory has associated with it an access level, creating in effect a set of concentric "rings" of protection. Although the number of rings may vary, the most sensitive data/code modules are typically stored within the innermost ring and the user modules are within the outermost ring, the balance of the supervisor program and associated compilers/assemblers being appropriately distributed among the several available rings. In order to obtain access to data/code modules stored within the innermost ring, the calling module must have been granted the highest access level, while even those modules having the lowest access level can access modules stored in the outermost ring. In this more useful form, the call module instruction allows a user program controlled access to data/code modules which the system wishes to protect against unauthorized use.

In a typical data processing system which implements an access control mechanism, the supervisor program has the responsibility of assigning access levels to each of the user programs which are installed in the system. For example, some

42.00

users, because of their duties, may be assigned a higher access privilege than other users of the same program. Similarly, different programs, because of their nature, may require higher access levels than other programs. On the other hand, all of the programs will typically require access to those modules of the supervisor program which perform common input/output and related service functions. The call module mechanism facilitates just such a dynamic change in access level.

During the compilation/assembly and linking process, the supervisor program typically initializes the module descriptors (sometimes referred to as segment descriptors) to contain information relating to the address of the respective modules and to the access level thereof. Depending upon the requirements of the system, these descriptors may be stored either within or without the ring containing the respective modules. The addresses of these descriptors are thereafter inserted into the appropriate call module instructions in the calling module and the linked program installed into an appropriate storage medium within the system resources. Thus, whenever the program is executed, the supervisor program can be sure that all module calls made by that program have previously been approved. However, the program must still be prevented from extending the higher level access privilege beyond the authorized module. This dynamic access control function is typically handled by an access controller implemented within the data processor itself or in a memory management unit which is tightly coupled to the data processor. In general, the access controller monitors each access to the system storage to determine that the access level of the currently executing module is greater than or equal to the access level of the accessed page. If so, the access is allowed; if not, the access is faulted to force the termination of the calling module. Whenever a call module instruction is executed, the data processor notifies the

È

access controller that the access level must be changed to a higher level, if necessary, to enable the called module to execute. The access controller would thereafter allow accesses to pages having the higher access level. Upon executing a corresponding "return-from-module" instruction, the data processor orders the access control to change the access level back to the original level of the calling module.

In some systems, each access level has a set of "gates" associated therewith, each of which can be "open" or "closed" at the discretion of the supervisor program. In general, if a particular module is going to be made accessible to user programs having a particular access level, the supervisor program will open a gate to that module by storing the descriptor for that module within a particular gate table at that access level; without such an entry, the gate will be effectively closed. Thereafter, a calling module can request access to a module by specifying the number of the gate within the calling module's access level which controls access to the desired module, together with the index into the respective gate table at which the module descriptor is stored. If the access controller verifies that such an entry actually exists, the processor is allowed to establish the appropriate access level and pathway to the called module using the information contained in the module descriptor identified in the call module instruction; otherwise the access is faulted to force the termination of the calling module. Upon exiting from the called module, the processor reestablishes the original access level of the calling module before returning control thereto. In addition to dedicating significant storage space for the gate tables, this technique requires a significant amount of rather complex circuitry to implement the table lookup function.

Summary of the Invention Accordingly, it is an object of the present invention to

C

provide a data processor having an improved module access control mechanism.

Another object is to provide a module access control mechanism which does not require the data processor to be concerned with the criteria under which access is granted.

Yet another object is to provide a data processor wherein an access controller independent of the data processor decides for the data processor whether a requested access should be granted.

Still another object is to provide an efficient mechanism for a data processor to cooperate with an independent access controller in the control of access to a module stored in system storage.

One other object of the present invention is to provide an improved gate mechanism for an access controller to directly control access to the system storage by modules executing in a data processor.

These and other objects are achieved in a data processor which has been adapted in accordance with the present invention to cooperate with an access controller to control access to a module stored in a storage device. In the most basic form of the present invention, the data processor is constructed to receive an instruction which requests accesss to the module, the instruction specifying an address within the storage device containing an access request. Using the address specified in the instruction, the data processor retrieves the access request and provides the access request to the access controller. The data processor then initiates the requested access to the module. However, the access will be faulted if the access controller decides to deny the access request.

In the preferred form of the present invention, the data processor requests the decision of the access controller to the access request before attempting the requested access. If the decision of the access controller is affirmative, the data

ŧ

processor allows access to the module. However, if the decision of the access controller is negative, the data processor denies access to the module.

In either form, the data processor need not be aware of the access criteria being imposed by the access controller. Thus, the form and content of the access request may be changed to suit specific requirements without changing the data processor and the manner in which the access control mechanism is implemented therein.

# Brief Description of the Drawings

Figure 1 is a block diagram of a data processing system suitable for practicing the present invention.

Figure 2 is a block diagram of the data processor of Figure 1.

# Description of the Invention

Shown in Figure 1 is a data processing system 10 wherein logical addresses (LADDR) issued by a data processor (DP) 12 are mapped by a memory management unit (MMU) 14 to a corresponding physical address (PADDR) for output on a physical bus (PBUS) 16. Simultaneously, the various logical access control signals (LCNTL) provided by DP 12 to control the access are converted to appropriately timed physical access control signals (PCNTL) by a modifier unit 18 under the control of MMU 14. In the preferred form, DP 12 is adapted in accordance with the present invention to cooperate with an access controller implemented, for example, in MMU 14, to control access to data and code stored as modules in the memory 20.

In response to a particular range of physical addresses (PADDR), memory 20 will cooperate with an error detection and correction circuit (EDAC) 22 to exchange data (DATA) with DP 12 in synchronization with the physical access control signals (PCNTL) on PBUS 16. Upon detecting an error in the data, EDAC

22 will either signal a bus error (BERR) or request DF 12 to retry (RETRI) the exchange, depending upon the type of error.

In response to a different physical address, mass storage interface 24 will cooperate with MP 12 to transfer data to or from mass storage 26. If an error occurs during the transfer, interface 24 may signal a bus error (BERR) or, if appropriate, request a retry (RETRY).

In the event that the MMU 14 is unable to map a particular logic address (LADDR) into a corresponding physical address (PADDR), the MMU 14 will signal an access fault (FAULT). As a check for MMU 14, a watchdog timer 28 may be provided to signal a bus error (BERR) if no physical device has responded to a physical address (PADDR) within a suitable time period relative to the physical access control signals (PCNTL).

If, during a data access bus cycle, a RETRY is requested, OR gates 30 and 32 will respectively activate the BERR and HALT inputs of DP 12. In response to the simultaneous activation of both the BERR and HALT inputs thereof during a DP-controlled bus cycle, DP 12 will abort the current bus cycle and, upon the termination of the RETRY signal, retry the cycle.

If desired, operation of DP 12 may be externally controlled by judicious use of a HALT signal. In response to the activation of only the HALT input thereof via OR gate 32, DP 12 will halt at the end of the current bus cycle, and will resume operation only upon the termination of the HALT signal.

In response to the activation of only the BERR input thereof during a processor-controlled bus cycle, DP 12 will abort the current bus cycle, internally save the contents of the status register, enter the supervisor state, turn off the trace state if on, and generate a bus error vector number. DP 12 will then stack into a supervisor stack area in memory 20 a block of information which reflects the current internal context of the processor, and then use the vector number to branch to an error handling portion of the supervisor program.

Ē

Ē

During the stacking operation, DP 12 will stack certain information of a general nature, including: the saved status register, the current contents of the program counter, the contents of the instruction register which is usually the first word of the currently executing instruction, the logical address which was being accessed by the aborted bus cycle, and the characteristics of the aborted bus cycle, i.e. read/write, instruction/data and function code. In addition to the above information, DP 12 is constructed to stack much more information about the internal machine state. exception handler is successful in resolving the error, the last instruction thereof will return control of DP 12 to the aborted program. During the execution of this instruction, the additional stacked information is retrieved and loaded into the appropriate portions of DP 12 to restore the state which existed at the time the bus error occurred.

The preferred operation of DP 12 will be described with reference to Figure 2 which illustrates the internal organization of a microprogrammable embodiment of DP 12. Since the illustrated form of DP 12 is very similar to the Motorola MC68000 microprocessor described in detail in the several U.S. Patents cited hereafter, the common operation aspects will be described rather broadly. Once a general understanding of the internal architecture of DP 12 is established, the discussion will focus on the access control aspect of the present invention.

The DP 12 is a pipelined, microprogrammed data processor. In a pipelined processor, each instruction is typically fetched during the execution of the preceding instruction, and the interpretation of the fetched instruction usually begins before the end of the preceding instruction. In a microprogrammed data processor, each instruction is typically fetched during the execution of the preceding instruction, and the interpretation of the fetched instruction usually begins before the end of the preceding instruction. In a

microprogrammed data processor, each instruction is executed as a sequence of microinstructions which perform small pieces of the operation defined by the instruction. If desired, user instructions may be thought of as macroinstructions to avoid confusion with the microinstructions. In the DP 12, each microinstruction comprises a microword which controls microinstruction sequencing and function code generation, and a corresponding nanoword which controls the actual routing of information between functional units and the actuation of special function units within DP 12. With this in mind, a typical instruction execution cycle will be described.

At an appropriate time during the execution of each instruction, a prefetch microinstruction will be executed. The microword portion thereof will, upon being loaded from micro ROM 34 into micro ROM output latch 36, enable function code buffers 38 to output a function code (FC) portion of the logical address (LADDR) indicating an instruction cycle. Upon being simultaneously loaded from nano ROM 40 into nano ROM output latch 42, the corresponding nanoword requests bus controller 44 to perform an instruction fetch bus cycle, and instructs execution unit 46 to provide the logical address of the first word of the next instruction to address buffers 48. Upon obtaining control of the PBUS 16, bus controller 44 will enable address buffers 48 to output the address portion of the logical address (LADDR). Shortly thereafter, bus controller 44 will provide appropriate data strobes (some of the LCNTL signals) to activate memory 20. When the memory 20 has provided the requested information, bus controller 44 enables instruction register capture (IRC) 50 to input the first word of the next instruction from PBUS 16. At a later point in the execution of the current instruction, another microinstruction will be executed to transfer the first word of the next instruction from IRC 50 into instruction register (IR) 52, and to load the next word from memory 20 into IRC 50. Depending upon the type of instruction in IR 52, the word in IRC 50 may

ĩ

be immediate data, the address of an operand, or the first word of a subsequent instruction. An example of an instruction set which is generally suitable for DP 12, and the microinstruction sequences which may be adapted to implement such an instruction set, are set forth fully in U.S. Patent No. 4,325,121 entitled "Two Level Control Store for Microprogrammed Data Processor" issued 13 April 1982 to Gunter et al, and which is hereby incorporated by reference.

As soon as the first word of the next instruction has been loaded into IR 52, address 1 decoder 54 begins decoding certain control fields in the instruction to determine the micro address of the first microinstruction in the initial microsequence of the particular instruction in IR 52. Simultaneously, illegal instruction decoder 56 will begin examining the format of the instruction in IR 52. If the format is determined to be incorrect, illegal instruction decoder 56 will provide the micro address of the first microinstruction of an illegal instruction microsequence. response to the format error, exception logic 58 will force multiplexor 60 to substitute the micro address provided by illegal instruction decoder 56 for the micro address provide by address 1 decoder 54. Thus, upon execution of the last microinstruction of the currently executing instruction, the microword portion thereof may enable multiplexor 60 to provide to an appropriate micro address to micro address latch 62, while the nanoword portion thereof enables instruction register decoder (IRD) 64 to load the first word of the next instruction from IR 52. Upon the selected micro address being loaded into micro address latch 62, micro ROM 34 will output a respective microword to micro ROM output latch 36 and nano ROM 40 will output a corresponding nanoword to nano ROM output latch 42.

Generally, a portion of each microword which is loaded into micro ROM output latch 36 specifies the micro address of the next microinstruction to be executed, while another

portion determines which of the alternative micro addresses will be selected by multiplexor 60 for input to micro address latch 62. In certain instructions, more than one microsequence must be executed to accomplish the specified operation. These tasks, such as indirect address resolution, are generally specified using additional control fields within the instruction. The micro addresses of the first microinstructions for these additional microsequences are developed by address 2/3 decoder 66 using control information in IR 52. In the simpler form of such instructions, the first microsequence will typically perform some preparatory task and then enable multiplexor 60 to select the micro address of the microsequence which will perform the actual operation as developed by the address 3 portion of address 2/3 decoder 66. In more complex forms of such instructions, the first microsequence will perform the first preparatory task and then will enable multiplexor 60 to select the micro address of the next preparatory microsequence as developed by the address 2 portion of address 2/3 decoder 66. Upon performing this additional preparatory task, the second microsequence then enables multiplexor 60 to select the micro address of the microsequence which will perform the actual operation as developed by the address 3 portion of address 2/3 decoder 66. In any event, the last microinstruction in the last microsequence of each instruction will enable multiplexor 60 to select the micro address of the first microinstruction of the next instruction as developed by address 1 decoder 54. this manner, execution of each instruction will process through an appropriate sequence of microinstructions. A more thorough explanation of a suitable micro address sequence selection mechanism is given in U.S. Patent No. 4,342, 078 entitled "Instruction Register Sequence Decoder for Microprogrammed Data Processor\* issued 27 July 1982 to Tredennick et al, and which is hereby incorporated by reference.

£

In contrast to the microwords, the nanowords which are loaded into nano ROM output latch 42 indirectly control the routing of operands into and, if necessary, between the several registers in the execution unit 46 by exercising control over register control (high) 68 and register control (low and data) 70. In certain circumstances, the nanoword enables field translation unit 72 to extract particular bit fields from the instruction in IRD 64 for input to the execution unit 46. The nanowords also indirectly control effective address calculations and actual operand calculations within the execution unit 46 by exercising control over AU control 74 and ALU control 76. In appropriate circumstances, the nanowords enable ALU control 76 to store into status register (SR) 78 the condition codes which result from each operand calculation by execution unit 46. A more detailed explanation of a suitable form of ALU control 76 is given in U.S. Patent No. 4,312,034 entitled "ALU and Condition Code Control Unit for Data Processor\* issued 19 January 1982 to Gunter, et al, and which is hereby incorporated by reference. Other details relating to the construction and operation of DP 12 may be found in US Application Serial Number 447,600 entitled \*Data Processor Version Validation\* filed 7 December 1982 and allowed on 21 June 1984.

Since DP 12 is a microprogrammed machine, the implementation of additional instructions is primarily a matter of providing appropriate microsequences for the new instructions, provided, of course, that all of the resources and control paths are available to support the functionality of the new instructions. Such is the case of the module call (CALLH) and module return (RTH) instructions in accordance with the present invention, since the only hardware requirement imposed upon DP 12 by this instruction is the existing ability to read from and write to specific addresses within the overall address space already available to DP 12. On the other hand, within the constraints imposed by the

CALLM/RTH interface, the implementation of the access controller function is totally at the discretion of the system designer. Thus, for the purposes of describing the operation of DP 12 in the execution of the CALLM and RTM instructions, the access controller, which could be conveniently integrated into the HMU 14, for example, will be assumed to exist as a wblack box\* which DP 12 perceives as a set of several registers accessible at respective predetermined addresses within the existing address space.

In the preferred form, the CALLH instruction consists of an effective address which specifies the address within the memory 20 at which a descriptor for the called module may be found, and an argument count which indicates the number of arguments, if any, the calling module is passing to the called module. In preparation for the CALLH instruction, the module descriptor will have been initialized at link time by the supervisor program to contain the entry address of the called module and the address of the data area associated with that module. The module descriptor may also contain the address of a stack upon which the module expects to find the arguments. In addition, the module descriptor will contain an access request of a specific format appropriate for the particular level of access control desired by the designer of the system. For example, in the preferred embodiment, the access request consists of an access type code which indicates whether the access level must be changed, and, if so, what new access level the called module requires.

Upon receiving the CALLM instruction for execution, DP 12 will first evaluate the effective address and then retrieve from that address the access request, the module address and the module data area address. DP 12 then tests the access request to determine the type of access which is to be made, that is, whether an access level change is required or the current access level is adequate for the called module. In addition, the preferred form of the access request also

ĩ

indicates whether the called module expects to find the arguments on the calling module's stack or on the called module's stack.

If, for example, the access type indicates that the access level need not be changed, DP 12 will build a module stack frame at the top of the current stack. If the called module expects to find the arguments on the calling module's stack, DP 12 will stack the calling module's stack pointer on the module stack frame so that the called module will know where to find the arguments. If the called module expects to find the arguments on its own stack, DP 12 does not stack the calling module's stack pointer, but simply advances the module stack frame pointer to compensate for the shortcut. DP 12 then writes the current value of the calling module's program counter on the module stack frame, followed by the address of the module descriptor.

In the preferred form, the first word of the called module specifies a particular one of the several registers within D? 12 which that module expects to contain the address of the data area of that module. At this point in the execution of the CALLM instruction, DP 12 will retrieve this register specifier, and then store the current contents of the specified register on the module stack frame. DP 12 completes the module stack frame by storing the argument count specified by the CALLM instruction and the access request retrieved from the module descriptor. DP 12 then begins execution of the module at the first instruction following the register specifier.

If, on the other hand, the access type indicates that the access level must be changed, DP 12 will first determine if the calling module is passing arguments to the called module and, if so, DP 12 will verify that all of the arguments are within the legitimate address space of the calling module. If an access violation is detected, DP 12 will force the termination of the calling module by vectoring to an exception

handler. If no access violation is detected, DP 12 will read what it believes to be the access level of the calling module from a "current access level register" known to the DP 12 only as a first predetermined address within the address space. DP 12 will then write the address of the called module to a "module address register" known to the DP 12 only as a second predetermined address in the available address space, and the "new" access level to a "increase access level register" known to the DP 12 only as a third predetermined address within the address space. DP 12 then reads what it believes to be the decision of the access controller to the access request from an "access status register" known to the DP 12 only as a fourth predetermined address within the address space.

If the decision is negative (at least what DP 12 perceives to be negative), DP 12 will force the termination of the calling module by vectoring to the exception handler. On the other hand, if the decision is perceived by DP 12 to be affirmative, DP 12 will insert the "old" access level into the access request being maintained within a temporary register within DP 12 in place of the "new" access level originally contained therein.

If the called module expects to find the arguments on the calling module's stack or at least a pointer to the arguments within the module stack frame, DP 12 procedes to complete the module stack frame just as in the case described above when there was no access level change. On the other hand, if the called module expects to find the arguments on its own stack, DP 12 will retrieve the called module's stack pointer from the module descriptor, and transfer all of the arguments from the calling module's stack to the called module' stack. DP 12 then builds the module stack frame as described above but on the called module's stack rather than on the calling module's stack. In either case, after the module stack frame is complete, DP 12 then begins execution of the module at the first instruction following the register specifier.

ŝ

É


Upon receiving the RTM instruction for execution at the end of the called module, DP 12 will retrieve the access request, the argument count, the program counter for the calling module and the value which was in the register used by the called module as the pointer to its data area. If the access type in the access request indicates that no access change was made, DP 12 adjusts the current stack pointer to discard the module stack frame and any associated arguments, restores the original value of the register used by the called module, and then restores the program counter to resume execution of the calling module. If, however, the access type indicates that an access level change was made, DP 12. retrieves the "old" stack pointer from the called module's stack, before writing the "old" access level to a "decrease access level register" known to DP 12 only as a fifth predetermined address within the address space. DP 12 then reads the "access status register" again to see what the decision of the access controller is to the access level decrease request. If the decision is negative, DP 12 will force the termination of the calling module by vectoring to the exception handler. If the decision is affirmative, DP 12 will adjust the "old" stack pointer to discard the module stack frame and the associated arguments to derive the proper current stack pointer. DP 12 will then procede as described above to restore the original value of the register used by the called module, and then the program counter to resume execution of the calling module.

As explained above, DP 12, in the course of processing the CALLM and RTM instructions, waits for the decision of the access controller before proceeding with the execution of the called module. However, if desired, DP 12 could simply proceed with the requested access after passing the access request to the access controller. If the access controller decides to deny access, the access controller can simply fault the access cycle, thereby forcing DP 12 into the exception

handler anyway. Thus, the present invention, in a general sense, relates to a mechanism for a data processor such as DP 12 to advise an independent access controller that an access request is going to be made unless the access controller prevents it. How the access controller decides whether or not to allow the access is totally outside the scope of the data processor.

Using the guide shown in Appendix I, the detailed microsequence shown in Appendix II for a preferred implementation of the CALLM and RTM instructions in a modified form of DP 12 may be understood. For a general understanding of such microsequences, as well the microsequences for all of the instructions in DP 12, reference may be made to US Patent Number 4,325,121.

#### MICROINSTRUCTION LISTING



ORIGIN: if shared, co-ordinate of origin if origin, # of boxes sharing with this box

#### DATA ACCESS INFORMATION:

```
R/W
                     TIME
                    Tl - write to aob in Tl
      - no access
                       X - no timing associated
  <W> - write
  EXL - latch exception
TYPE
  .,<>,<W> on R/W
       - normal access
  UNK - program/data access
  CNORM - conditional normal
  CUNK - conditional prog/data
       - alternate address space
       - cpu access - different bus error
  CPGl
  CPU2 - cpu access - normal bus error
  RMC
      - read-modify-write access
SPC on R/W
  RST1 - restore stage 1
  RS₹2 - restore stage 2
  HALT - halt pin active
  RSET - reset pin active
  SYNC - synchronize machine
EXL on R/W
  BERR - bus error
                        PRIV - privilege viol.
  herr - address error
                       TRAC - trace
```

TRAP - trap LINA - line a - protocol viol. COP LINF - line f FORE - fomat error - illegal ILL - interrupt 1st stack INT

- divide by zero DVBZ - interrupt 2nd stack INT2 BDCK - bad check

TRPV - trap on overflow NOEX - no exception

### MICRO SEQUENCER INFORMATION:

DB - direct branch - next microaddress in microword

- conditional branch

- use the Al PLA sample interrupts and trace λl

AlA - use the Al PLA sample interrupts, do not sample trace

AlB - use the Al PLA do not sample interrupts or trace

A2 - use the A2 PLA

A7 - functional conditional branch (DB or A2 PLA)

- use the A4 latch as next micro address **A4** 

- use the A5 PLA **A5** - use the A6 PLA **A6** 

#### SIZE:

nano specified constant value size = byte nano specified constant value size = word nano specified constant value long size =  $irc[11]=g/1 \Rightarrow word/long$ size = ircsz ird decode of the instruction size size = irsz (byte/word/long). Need to have file specifying residual control shifter control generates a size size = ssize value. The latch in which this value is held has the following encoding 999 = byte ggl = word glg = 3-bytegll = long100 = 5-byte \*\*\* must act as

#### RXS - RX SUBSTITUTIONS:

RX is a general register pointer. It is used to point at either special purpose registers or user registers. RX generally is used to translate a register pointer field within an instruction into the control required to select the the appropriate register.

long sized

conditionally substitute rz2d rx = rz2d/rxduse rz2d and force rx[3]=0 mul.1 0100 110 000 xxx xxx glgg 110 001 xxx xxx

div.l



rx = rx	<pre>ird[l1:9] muxed onto rx[2:0] rx[3] = 0 (data reg.)     (unless residual points) rxa then rx[3] = 1     (residual defined in opmap)</pre>
rx = rz2	<pre>irc2[l5:l2] muxed onto rx[3:0] rx[3] is forced to 0 by residual control</pre>
rx = rp	<pre>rx[3:0] = ar[3:0] The value in the ar latch must be inverted before going onto the rx bus for movem rl,-(ry) 0100 100 01x 100 xxx</pre>
rx = rz	<pre>irc[15:12] muxed onto rx[3:0] (cannot use residual control)</pre>
rx = ro2	<pre>rx[2:0] = irc2[8:6] rx[3] = 0 (data reg.) Used in Bit Field, always data reg</pre>
rx = car	•
rx = vbr	points @ cache address register points @ vector base register
rx = vatl	points @ vatl
rx = dt	points @ dt
rx = crp	<pre>rx[3:0] = ar[3:0] The value in ar points at a control register (i.e. not an element of the user visible register array)</pre>
rx = usp	<pre>rx[3:0] = F force effect of psws to be negated (0)</pre>
rx = sp	<pre>rx[2:0] = F,   if psws=0 then address usp   if psws=1 &amp; pswm=0 then isp   if psws=1 &amp; pswm=1 then msp</pre>
RYS - RY SUBSTITUTI	ons:
ry = ry	<pre>ird[2:0] muxed onto ry[2:0] ry[3] = 1 (addr reg.) unless residual   points ryd then ry[3] = 0. (residual defined   in opmap)</pre>
ry = ry/dbin ry/dob	This is a conditional substitution for the normal ry selection (which

includes the residual substitutions like dt) with dbin or dob. The substitution is made based on residual control defined in opmap (about 2 ird lines) which selects the dbin/dob and inhibits all action to ry (or the residually defined ry). Depending upon the direction to/from the rails dbin or dob is selected. If the transfer is to the rails then dbin is substituted while if the transfer is from the rails dob is substituted.

Special case: IRD = 0100 0xx 0ss 000 xxx (clr,neg,negx,not) where if driven onto the a-bus will also drive onto the d-bus.

irc2[3:0] muxed onto ry[3:0] ry = rw2 use TW2 0100 110 01x xxx xxx movem ea, rl 0100 110 001 xxx xxx div.1 bfield 1110 xxx xxx xxx xxx llll xxx xxx xxx xxx COP do not allow register to be written to div.w 1000 xxx x11 xxx xxx force  $ry[3] = \emptyset$ div.1 glgg llg ggl xxx xxx bfield 1110 lxx x11 xxx xxx

ry = rw2/dt conditionally substitute rw2 or dt
use rw2 and force ry[3]=0
mul.1 0100 110 000 xxx xxx
and irc2[10] = 1
div.1 0100 110 001 xxx xxx
and irc2[10] = 1

ry = vdtl points @ virtual data temporary

ry = dty points @ dt

### AU - ARITHMETIC UNIT OPERATIONS:

1- ASXS add/sub add/sub based on residual (use alu add/sub). Do not extend db entry

add if ird = 1101 xxx xxx xxx xxx add

OI	9191	XXX	Øxx	XXX	XXX	addq
----	------	-----	-----	-----	-----	------

			•
2-	SUB	מעמ	subtract AB from DB
3-	DIA	add/sub	<pre>do add if aut[31] = 1, sub if aut[31] = 0; take db (part rem) shift by 1 shifting in alut[31] then do the add/sub.</pre>
4-	NIL		
6-	SUBZX	sub	zero extend DB according to size then sub AB
8-	ADDX8	add.	sign extend DB 8 -> 32 bits then add to AB
9-	ADDX6	add	sign extend DB 16 -> 32 bits then add to AB
10-	ADD	add	add AB to DB
11-	MULT	add	shift DB by 2 then add constant sign/zero extend based on residual and previous aluop muls = always sxtd mulu = sxtd when sub in previous aluop
12-	ADDXS	add	sign extend DB based on size then add to AB
13-	ADDSE	add	sign extend DB based on size then shift the extended result by 0,1,2,3 bits depending upon irc[10:9]. Finally add this to AB
14-	ADDZX	bbs	zero extend DB according to size then add to AB
15-	ADDSZ	add	zero extend DB according to size, shift by 2, then add
CO	NSTANT	5	
8,	1	l selec (div	ted by: * allzero) + (mult * alu carry = 0)
1,	2,3,4	selecte byte word 3-by long	= 2 = 3

If (Rx=SP or Ry=SP) and (Ry=Ry or Rx=Rx) and (Rx or Ry is a source and destination) and (au constant = 1,2,3,4) and (size = byte) then constant = 2 rather than one.

# ALU - ARITHMETIC AND LOGIC UNIT OPERATIONS:

colg = x,nil

coll = and

col2 = alul, div, mult, or

col3 = alu2,sub

row		col 1	col 2	col 3
1	ADDROV	w and	ađđ	••
	ADDXR	ow and	ađđx	add
3	SUBRO	bns w	sub	
4	SUBXR	bns wo	subx	addl
5	DIVRO		div	sub
6	MULTR		mult	aub
	ANDRO'		and	
-	EORRO		eor	add
	ORROW		or	agu
	NOTRO		not	
	CHGRO		chg clr	
	CLRRO		set	
13	SETRO	w and	sec	
			cin	
_ 9.5		lb + ab	g	
add	_	lb + ab	X	
add		lb + ab	î	
add		ab ab	-	
and cho		ab xor k=-1	-	
cli	,	ab	_	
601	_	ab xor db	-	
not	_	ab v db	-	
OI		ab v db	•	
se		ab v k=-1	-	
su	_	ds + db	1	
	h	ah + ah	x	
mu	1+	(db shifted	by 2) add/sub (ab	shifted by 0,1,2
		lif A then a	add/sub 0)) control	ior add/sub and
	;	shift amount	comes from regb.	Don't assert atrue
		for mult	_	
			cin = g	ant namain 1
di	div build part. quot and advance part. remain.l			ert. remain.i
ab (pr.1:pq) shifted by 1, add0, value shifted in = au carry (quot bit)			up,	
		value shift	ed in = au carry (c	Inoc prel
			cin = 0	
		must assert	atrue for div	

The condition codes are updated during late T3 based upon the data in alut and/or rega. These registers can be written to during T3. In the case of rega, there are times when the value to be tested is the result of an insertion from regb.

#### CC - CONDITION CODE UPDATE CONTROL:

```
col l
                                col 2
                                               col 3
TOW
                 cnzvc
                                66666
                                               ddddd
1
    add
                                ddkdc (bcdl)
                                               cdzdc (bcd2)
2
                 Cnzvc
    x bbs
                                knzvc (cmp)
                                               ddddd
                 CDZVC
3
    sub
                                ddkdc (bcdl)
                                               cdzdc (bcd2)
4
    subx
                 Cnzvc
                                ddddd
                 knzvø (div)
                                               ddddd
5
    div
                                66666
                                               aaaaa
                 knzvø
   mull
6
                                ddddd
7
   rotat
                 knzøc
                                knzgg
                                               kkkvk
   rox
                  cnzgc
8
    bit, bitfld kkzkk (bit) knz00 (bfld1) kkzkk (bfld2)
9
                                ddddd
                                               adada
                  knz99
10 log
 standard
   n = alut msb (by size)
   z = alut=\emptyset (by size)
 non-standard
            c = cout
   add
            v = vout
            c = cout
   addx.1
            z = pswz ^ locz
            v = vout
            c = cout
   bcdl
            c = cout v pswc
z = pswz ^ locz
   bcd2
            n = shiftend
   bfldl
             z = all zero
             z = pswz ^ allzero
   bfld2
             z = allzero
   bit
             v = au carry out
    div
             mull
             z = (alut=0 * shift allzero * irc2[19]) v
                  (alut=0 ^ irc2[10])
                 "irc2[10] ^ ((irc2[11] ^ ("allzero ^
"alut[31]) v ("allone ^ alut[31])) v
   ("irc2[11] ^ Tallzero))
             c = shiftend = (sc=9 - 0 sc<>9 - end)
    rotat
             c = shiftend = (sc=9 - pswx sc<>9 - end)
    rox.1
                 I can do this in two steps as knzgc where
                 ! c=pswx and cnz@c where c=shiftend (not
                 ! with share row with shift)
             v = shift overflow = (("allzero " sc>sz) v
    rox.3
                  ("(allzero v allones) " sc<=sz))
```

1 can simplify this if we don't share
1 rows but it will cost another box

sub.1 c = cout

v = vout

sub.2 c = cout

v = vout

subx.l c = cout

z = pswz ^ locz

v = vout

subx.2 c = "cout

subx.3 c = "cout v pswc

z = pswz ^ locz

The meaning and source of signals which are used to set the condition codes is listed below:

- allzero = every bit in rega field = 0 where the field is defined as starting at the bit pointed to by start and ending (including) at the bit pointed to by end.

  (see shift control)
- - locz = all alut for the applicable size = 0.

#### SHFTO - SHIFTER OPERATIONS:

- ror value in rega is rotated right by value in shift count register into regb.
- sxtd value in rega defined by start and end registers is sign extended to fill the undefined bits and that value is rotated right by the value in the shift count register. The result is in regb.
- xxtd value in rega defined by start and end registers is PSWX extended to fill the undefined bits and that value is rotated right by the value in the shift count register. The result is in regb.
- zxtd value in rega defined by start and end registers is zero extended to fill the undefined bits and that value is rotated right by the value in the shift count register. The result is in regb.

-26-

ins the value in regb is rotated left by the value in shift count register and then inserted into the field defined by the start and end register in rega. Bits in rega that are not defined by start and end are not modified.

provides the byte offset in regb. If irc2[11]=1 boffs then the offset is contained in RO and as such rega should be sign extended from rega to regb using the values established in start, end, and shift count of 3,31,3 respectively. If irc2[11]=0 then the offset is contained in the immediate field and should be loaded from irc2[19:6] or probably more conveniently osr[4:8]. This value however should be shifted by 3 bits such that osr[4:3] are loaded onto regb[1:0] with zero zero extension of the remaining bits. provides the offset in regb. If irc2[11]=1 then offs the offset is contained in RO and as such DB>REGB should be allowed to take place. If irc2[11]=9 then the offset is contained in the immediate field and osr[4:0] should be loaded onto regb[4:0] with zero extension of the remaining bits.

SHFTC - SHIFTER CONTROL:

en = x

```
{sbm2}
         {sbml}
                                            st = wr - 8
         st = 0
BIT
       en = -1 (31)

sc = wr (16,32)

wr = BC[12:7] (16,32)
                                            en = wr - 1
bit
                                          sc = wi - 8
mvp
                                           WI = WI - 8
swap
                                            OSI = X
         OSI = X
callm
                                            cnt = x
         cnt = x
                                           {sbm4}
         {sbm3}
                                           st = Ø
         st = DB [5:0] \mod sz
                                          en = -1
                                                         (31)
         en = DB [5:0] mod sz
                                           SC = WI
         SC = 0
                                            WI = WI
         WI = DB [5:0]
                                            osr = x
         OSI = X
                                            cnt = x
         cnt = x
                                            {sbm6}
          {sbm5}
                                            st = 16
          st = x
                                            en = 31
          en = I
                                            sc = 16
          sc = X
                                            wr = wr - 1
          WI = DB [7:2]
                                            OSI = X
          OSI = X
                                            cnt = x
          cnt[1:0] = DB [1:0]
          {}
          st = x
```

```
-27-
         WI = X
         OSI = X
         cnt = x
                                             {mul2}
         {mull}
                                             st = wr - 2
         st = WI
MUL
                                             en = wr
         en = -1 \mod sz
                           (15,31)
mulw
                                             sc = WI - 2
         SC = WI
mull
                                             wr = wr - 2
                           (14,39)
         wr = BC[12:7]
                                             osr = x
         osi = x
                                             cnt = x
         cnt = x
                                             {mul4}
         {mul3}
                                             st = 9
         st = 0
                                             en = en
         en = -1
                           (31)
                                             sc = X
         SC = X
                                             WI = X
         WI = X
                                             osi = X
         osr = x
                                             cnt = x
         cnt = x
                                             {mul6}
          {}
                                             st = 16
          st = x
                                             en = 31
          en = x
                                             sc = 16
          sc = X
                                             WI = X
          WI = X
                                             OST = X
          osr = x
                                             cnt = x
          cnt = x
          {}
          st = x
          en = x
          SC = X
          WI = X
          osr = x
          cnt = x
                                              {divw2}
          {divwl}
                                              st = \emptyset
 divw
          st = 8
                                              en = -1 \mod sz
                                                                (15)
          en = 31
                                              sc = 16
                            (16)
          SC = WI
                                              wr = wr - 1
          WI = BC[12:7]
                            (16)
                                              osr = x
          OST = I
                                              cnt = x
          cnt = x
                                              {divw4}
           {divw3}
                                              st = 9
                             (16)
           st = wI
                                              en = 31
           en = -1
                             (31)
                             (16)
                                              SC = WI
           SC = WI
                                              WI = X
           wr = BC[12:7]
                             (16)
                                              OST = X
           OSI = X
                                              cnt = x
           cnt = x
                                              {divw6}
           {divw5}
                                              st = 16
           st = 4
```

```
-28-
```

```
en = 31
        en = -1 \mod size (7)
                                           sc = 16
        sc = 28
                                           WI = X
        WI = X
                                           osr = x
        ost = X
                                           cnt = x
        cnt = x
        {divw7}
        st = st
        en = -1
                  (31)
        sc = g
        WI = I
         OSI = I
         cnt = x
                                            {divl2}
         {divll}
                                            st = Ø
                           (31)
         st = wr - 1
                                                              (31)
divl
                                            en = -1
                           (31)
         en = -1
                                            sc = Ø
         sc = X
                                            WI = WI - 1
                           (32)
         WI = BC[12:7]
                                            osr = x
         OST = X
                                            cat = x
         cnt = x
                                            {divl4}
         {divl3}
                                             st = 0
         st = Ø
                                             en = 31
                           (31)
          en = -1
                                             sc = Ø
          sc = 0
                                             WE = X
          WI E X
                                             osr = X
          OSI = X
                                             cnt = x
          cnt = x
                                            {div16}
          {}
                                            st = 16
          st = X
                                            en = 31
          en = x
                                            sc = 16
          sc = X
                                            WI = X
          WI = I
                                            OSI = X
          osr = I
                                            cnt = x
          cnt = x
           {}
           st = x
           en = x
           SC = X
           WI = X
           OSI = X
           cnt = x
                                              {}
           {}
                                              st = x
           st = I
  unk
                                              er_i = x
           en = x
                                              sc = x
           sc = X
                                              WI = I
           WI = I
                                              osi = x
            osr = x
                                              cnt = x
```

cnt = I

12

42

```
-29-
                                           {}
        {}
        st = x
                                           st = x
        en = x
                                           en = x
        SC = X
                                           SC = X
        WI = X
                                           WI = X
        osr = x
                                           osr = x
        cnt = x
                                           cnt = x
        {}
                                           {unk6}
        st = x
                                           st = 16
                                           en = 31
        en = x
                                           sc = 16
        sc = x
        WI = X
                                           WI = X
        osi = X
                                           OST = X
        cnt = x
                                           cnt = x
        1}
        st = x
        en = x
        SC = X
        WI = X
        osr = x
        cnt = x
                                           {as12}
        {asll}
asl
        st = Ø
                                           st = x
        en = osr + wr
                                           en = (wi-1) \mod sz
        sc = wr + 1
                                           sc = x
        Wr = DB [5:0] \text{ or } BC[12:7] (Q)
                                           WI = WI
        osr = BC[5:\emptyset] (8,16,32)
                                           OSI = OSI
        cnt = x
                                           cnt = x
        {asl3}
                                           {as14}
        st = \emptyset
                                           st = osr + "wr
        en = osr - 1
                                           en = -1 \mod sz
        SC = X
                                           SC = X
        WI = WI
                                           WI = WI
         OSI = X
                                           OSI = I
         cnt = x
                                           cnt = x
         {}
                                           {asl6}
         st = x
                                           st = 16
         en = x
                                           en = 31
                                           sc = 16
         sc = x
         WI = X
                                           WI = X
         OSI = X
                                           osr = x
         cnt = x
                                           cnt = x
         {}
         st = x
         en = x
         SC = X
         WI = I
         osr = x
```

```
ent = x
                                           {asr2}
        {asrl}
                                           st = wr - 1
        st = WI
asī
                                           en = (wr - 1) \mod sz
        en = osr - 1
                                           SC = X
        SC = WI
        wr = DB [5:0] or BC[12:7] (Q)
                                           WI = WI
                                           osr = osr
        osr = BC[5:0]
                          (8,16,32)
                                           cnt = x
        ent = x
                                           {}
         {asr3}
                                           st = x
         st = osr - 1
                                           en = x
         en = osr - 1
                                           SC = X
         sc = X
                                           WI = X
         WI = WI
                                           osi = X
         osr * osr
                                           cnt = x
         cnt = x
                                           {asr6}
         {}
                                            st * 16
         st = x
                                           en = 31
         en = x
                                            sc = 16
         sc = x
                                            WI = X
         WI = X
                                            osr = x
         osr = x
                                            cnt = x
         cnt = x
          {}
          st = x
          en = x
          SC = X
          WI = X
          OSI = X
          cnt = x
                                            {rot12}
          {rotll}
                                            st = X
          st = osr
 rotl
                                            en = (wr - 1) \mod sz
          en = -1
                            (31)
                                            SC = X
          SC = OSI
          Wr = DB [5:0] \text{ or } BC[12:7] (Q)
                                            WI = WI
                                            osr = osr
          osr = BC[5:0]
                           (8,16,32)
                                            cnt = x
          cnt = x
                                            {}
          {rotl3}
                                            st = x
          st * 0
                                            en = x
          en = 31
                                            SC = X
           sc = (wr - 1) \mod sz
                                            WI = X
          WI = WI
                                             osr = x
           osr = osr
                                             cnt = x
           cnt = x
                                             {rot16}
           {}
                                             st = 16
           st = I
                                             en = 31
           en = x
                                             sc = 16
           SC = X
```

```
3 1
```

```
WI = X
        WI = X
                                           osr = x
        osr = x
                                           cnt = x
        cnt = x
        {}
        st = x
        en = x
        SC = X
        WI = X
        osr = x
        cnt = x
                                           {rotr2}
        {rotrl}
                                           st = x
        st = osi
rotr
                                           en = (wr - 1) \mod sz
                          (31)
        en = -1
                                           SC = X
        sc = osr
        wr = DB [5:0] \text{ or } BC[12:7] (Q)
                                           WI = WI
         osr = BC[5:\emptyset] (8,16,32)
                                           OSI = OSI
                                           cnt = x
         cnt = x
                                            {}
         {rotr3}
                                            st = x
         st = 0
                                            en = x
         en = 31
                                            SC = X
         sc = wr mod sz
                                            WI = X
         wr = wr
                                            OSI = X
         OSI = OSI
                                            cnt = x
         cnt = x
                                            {rotr6}
         {}
                                            st = 16
         st = x
                                            en = 31
         en = x
                                            sc = 16
         SC = X
                                            WI = X
         WI = X
                                            osr = x
         osr = x
                                            cnt = x
         cnt = x
          {}
         st = x
         en = x
         sc = x
         WI = X
          osr = x
          cnt = x
                                            {rox12}
          {rox11}
                                            st = 0
          st = 0
 roxl
          en = osr + "wr
                                            en = (osr - wr) \mod sz
                            (14)
                                            sc = 9
                            (31)
          sc = -1
          wr = BC[12:7]
                                            WI = WI
                            (1)
                                            OST = OST
          osr = BC[5:9]
                            (16)
                                            cnt = x
          cnt = x
                                            {rox14}
          {roxl3}
          st = ("(wr-1) + 1) \mod sz
                                            st = 9
```

£

```
-32-
                                          en = osr + "wr
       en = -1 mod sz
       sc = (~(wr-1) + 1) mod sz
                                          sc = "wr + 1
                                          WI = WI
       wr = DB [5:9] or BC[12:7] (Q)
                                          OSI = OSI
       osr = BC[5:0] (8,16,32)
                                          cnt = x
       cnt = x
                                          {rox16}
        {rox15}
                                          st = 16
        st = ("(wr-1) + 1) mod sz
                                          en = 31
        en = -1 \mod sz
                                          sc = 16
        sc = ("(wr-1) + 1) \mod sz
                                          wr = wr - 1 - osr
        WI = WI
                                          OSI = OSI
        osr = osr
                                          cnt * X
        cnt = x
        {rox17}
        st = wr - 1
        en = osr - 1
        sc = 0
        WI = WI
        osr = osr
        cnt = x
                                           {roxr2}
        {roxrl}
                                           st = 0
        st = WI
IOXI
                                           en = (wr - 1) \mod sz
        en = osr - 1
                                           sc = Ø
        SC # WI
                                           WI = WI
        wr = BC[12:7]
                          (1)
                                           OSI = OSI
         osr = BC[5:0]
                          (16)
                                           cnt = x
         cnt = x
                                           {roxr4}
         {roxr3}
                                           st = WI
         st = 9
                                           en = osr - 1
         en = (wr-1) - 1
         sc = (wr-1) + 24,16,0
                                           SC = WI
                                           WI = WI
         Wr = DB [5:0] \text{ or } BC[12:7] (Q)
                                           OST = OST
         osr = BC[5:0] (8,16,32)
                                           cnt = x
         cnt = x
                                            {roxr6}
         {roxr5}
                                           st = 16
         st = 0
                                           en = 31
         en = (wr-1) - 1
                                            sc = 16
         sc = (wr-1) + 24,16,6
                                           wr = wr - 1 - osr
         WI = WI
                                            OSI = OSI
         OSI = OSI
                                            cnt = x
         cnt = x
          {roxr7}
          st = 8
          en = osr - wr
          sc = Ø
          WI = WI
          OSI = OSI
          cnt = x
```

Ŗ.

```
-33-
         {bfrgl}
                                            {bfrq2}
bfreq
         st = 8
                                            st = 9
         en = 31
                                            en = wr - 1
         SC = OSI + WI
                                            sc = 9
         wr = DB[4:9] or IRC2[4:9]
                                           WI = WI
         osr = REGB[4:9] or IRC2[19:6]
                                            osr = osr
         cnt = x
                                            cnt = x
         {bfrg3}
                                            {}
         st = 0
                                            st = x
         en = 31
                                            en = x
         sc = osr + wr
                                            SC = X
         WI = WI
                                           WI = X
         osr = osr
                                            OSI = X
         cnt = x
                                            cnt = x
         {bfrq5}
                                            {bfrq6}
                                            st = 16
         st = x
         en = x
                                            en = 31
                                            sc = 16
         SC = X
         WI = WI
                                            WI = WI
         osr = x
                                            osr = osr
         cnt[1:0] = DB [1:0]
                                            cnt = x
         {bfrg7}
         st = 3
         en = 31
         sc = 25
         WI = X
         osr = x
         cnt = x
         {bfmtl}
                                            {bfmt2}
bfmt
         st = 3
                                            st = 99:
                                                (osr[2:0]+(wr-1))
                           (31)
         en = -1
                                            en = (osr[2:0]+(wr-1))
                                                 [4:3]: osr[2:0]
                                            sc = Ø
         sc = 3
         Wr = DB[4:0] or IRC2[4:0]
                                            WI = WI
         osr = REGB[4:\emptyset] or IRC2[1\emptyset:6]
                                            OSI = OSI
         cnt = x
                                            cnt = (osr[2:0] +
                                                  (wr-1)) [5:3]
          {bfmt3}
                                            {bfmt4}
          st = 0
                                            st = 99:
                                                 (osr[2:9]+(wr-1))
          en = 11: osr[2:9]
                                            en = -1 \mod sz (7)
          SC = 9
                                            SC = 8
          WI = WI
                                            WI = WI
          osr = osr
                                            OSI = X
          cnt = x
                                            cnt = x
          {bfmt5}
                                            [bfmt6]
          st = x
                                            st = 16
```

```
en = 31
                             -34-
        en = x
                                           sc = 16
        SC = X
                                           WI = WI
        WI = X
        osr = x
                                           OSI = OSI
                                           cnt = x
        cnt = x
        {bfmt7}
        st = x
        en . I
        SC = X
        WI = X
        osi = x
        cnt = x
                                           {bfmi2}
         {bfmil}
                                           st = 00:
bfmi.
        st = 3
                                               -(osr[2:0]+(wr-1))
                          (31)
                                           en = (osr[2:0]+(wr-1))
        en = -1
                                                [4:3]: osr[2:0]
                                           sc = 00:
        sc = 3
                                               ~(osr[2:0]+(wr-1))
        wr = DB[4:0] \text{ or } IRC2[4:0]
                                           WI = WI
         osr = REGB[4:0] or IRC2[10:6]
                                           osr = osr
         cnt = x
                                           cnt = (osr[2:0] +
                                                 (wr-1)) [5:3]
         {bfmi3}
                                           {bfmi4}
         st = Ø
                                           st = 00:
                                               ~(osr[2:0]+(wr-1))
         en = 11: osr[2:8]
                                           en = -1 \mod sz (7)
         sc = 11: (osr[2:0] + (wr-1))
                                           sc = 08:
                                               ~(osr[2:0]+(wr-1))
         WI = WI
                                           WI = WI
         OSI = OSI
                                           osr = x
         cnt = x
                                           cnt = x
         {bfmi5}
                                           {bfmi6}
                                           st = 16
         st = 0
                                           en = 31
         en = 00:(osr[2:0]+(wr-1))
         sc = 25 + (99:
                                           sc = 16
              (osr[2:0]+(wr-1)))
         WI = WI
                                           WI = WI
         OSI = X
                                           osr = osr
         cnt[]:0] = DB [1:0]
                                           cnt = x
         {bfmi7}
         st = g
         en = 31
         sc = 25
         WI = I
         osi = x
         cnt = x
```

10

```
{copl}
                                            {cop2}
                                            st = x
         st = x
cop
         en = x
                                            en = x
         SC = X
                                            SC = X
         WI = X
                                            wr = wr - 1
         osr = x
                                            osr = x
         cnt = x
                                            cnt = x
         {cop3}
                                            {cop4}
         st = x
                                            st = x
         en = x
                                            en = x
         SC = X
                                            SC = X
         WI = X
                                            WI = X
                                            osr = x
         OSI = X
         cnt = x
                                            cnt = x
         {cop5}
                                            [cop6]
         st = x
                                            st = 16
         en = x
                                            en = 31
                                            sc = 16
         sc = x
         wr = DB [7:2]
                                            WI = X
         OSI = X
                                            osr = x
         cnt[1:0] = DB [1:0]
                                            cnt = x
         {cop7}
         st = x
         en = x
         SC = X
         WI = I
         OSI = X
         cnt = x
```

\*1\* loaded based on ird[5] - if ird[5] = Ø then wr value comes from BC bus else value is loaded from regc.

#### FTU - FIELD TRANSLATION UNIT OPERATIONS:

- 3- LDCR load the control register from regb. The register is selected by the value in ar[1:0], this can be gated onto the rx bus.
- 4- DPSW load the psw with the value in regb. Either the ccr or the psw is loaded depending upon size. If size = byte then only load the ccr portion.
- 1.4- CLRFP clear the f-trace pending latch. (fpend2 only)
- 17- LDSH2 load the contents of the shifter control registers from regb. These include wr,osr,count.

- 19- LDSWB load the internal bus register from regb.
  This is composed of bus controller state information which must be accessed by the user in fault situations.
- 21- LDSWI load the first word of sswi (internal status word) from regb. This is composed of tpend, fpendl, fpend2, ar latch
- 23- LDSH1 load the contents of the shifter control registers from regb. These include st,en,sc.
- 25- LDUPC load micro pc into A4 from regb and check validity of rev #.
- 26- LDPER load per with the value on the a-bus. (should be a T3 load). ab>per
- 28- LDARL load the ar latch from regb. May be able to share with ldswi or ldswj
- 29- GPSWM clear the psw master bit.
- load output of per into ar latch and onto be bus. There are two operations which use this function, MOVEM and BFFFO. MOVEM requires the least significant bit of the lower word (16-bits only) that is a one to be encoded and latched into the AR latch and onto the BC BUS (inverted) so that it can be used to point at a register. If no bits are one then the end signal should be active which is routed to the branch pla. After doing the encoding, the least significant bit should be cleared.

For BFFFO it is necessary to find the most significant bit of a long word that is a one. This value is encoded into 6 bits where the most significant bit is the 32-bit all zero signal. Thus the following bits would yield the corresponding encoding.

most sig bit set	per out	onto be bus
31	9 11111	1110 9099
16	8 18888	1118 1111
Ø	8 88888	1111 1111
NONE	1 11111	9999 9989

The output is then gated onto the BC bus where it is sign extended to an 8-bit

value. It does not hurt anything in the BFFFO case to load the other latch (i.e. BFFFO can load the AR latch). For BFFFO it does not matter if a bit is cleared.

- 34- STCR store the control register in regb. The register is selected by the value in ar[1:0], this can be gated onto the rx bus.
- 37- STPSW store the psw or the ccr in regb based on size. If size = byte then store ccr only with bits 8 15 as zeros.
- 38- GPEND store the psw in regb then set the supervisor bit and clear the trace bit in the psw. Tpend and Fpend are cleared. The whole psw is stored in regb.
- 39- 1PSWS store the psw in regb then set the supervisor bit and clear both trace bits in the psw. The whole psw is stored in regb.
- 49- STINST store IRD decoded information onto the BC bus and into regb. This data can be latched from the BC bus into other latches (i.e. wr & osr) by other control.
- 41- STIRD store the ird in regb.
- 43- STINL store the new interrupt level in pswi and regb. The three bits are loaded into the corresponding pswi bits. The same three bits are loaded onto bc bus [3:1] with bc bus [31:4] = 1 and [0] = 1, which is loaded into regb. Clear IPEND the following Tl.
- 44- STV# store the format & vector number associated with the exception in regb.

+1				+	<b></b> -	+	+	+	+	+	+	+	+	+	+
X   X   FORMAT			8	9	VECTOR NUMBER										
+			<del></del>	<del></del>	+	<b>+</b>	+	+	+	+	+	+	+	+	+
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	8

- 47- STCRC store the contents of the CRC register in regb. Latch A4 with microaddress.
- 48 STSH2 store the contents of the shifter control registers into regb. These include wr.osr.count. Store high portion of shift control
- 50- STSWB store the internal bus register in regb.

This is composed of bus controller state information which must be accessed by the user in fault situations.

52- STSWI store sswi (internal status word) in regb.
The sswi is composed of tpend, ar latch,
fpendl, fpend2

54- STSHl store the contents of the shifter control registers into regb. These include st.en.sc.

56- STUPC store the micro pc in regb.

```
| REV NUMBER | CRC | MICRO PC | HICRO PC | 15 14 13 12 11 18 9 8 7 6 5 4 3 2 1 8
```

62- NONE

63- STPER store the per onto the a-bus. (should be a Tl transfer). per>ab

# PC - PC SECTION OPERATIONS:

AOBP[1]

31 - 3PFI EV3FI OD3FI 30 - 3PFF TPF EV3FI

g- NF

aobpt>db>sas tp2>ab>sas

1- TPF

aobpt>db>tpl
aobpt>db>aup>aobp\*,aobpt
+2>aup
tpl>tp2
tp2>ab>sas

2- PCR

tp2>ab>a-sect
(if ry=pc then connect pc and address section)
aobpt>db>sas

3- PCRF

aobpt>db>tpl
aobpt>db>aup>aobp\*,aobpt
+2>aup
tpl>tp2
tp2>ab>a-sect



```
(if ry=pc then connect pc and address section)
```

#### 4- JMP1

tp2>db>a-sect a-sect>ab>aobpt

#### 5- BOB

aobpt>db>tpl
tpl>tp2
tp2>ab>sas

#### - EV3FI

aobpt>db>tpl\*
aobpt>db>aup>aobpt
+4>aup
tp2>ab>sas

#### - OD3FI

aobpt>db>aup>aobpt,tp2
+2>aup
tp2>ab>sas

# 7- TRAP

tp2>db>a-sect
pc>ab>sas

#### 8- TRAP2

tp2>ab>a-sect
aobpt>db>sas

# 9- JMP2

a-sect>ab>aobpt
aobpt>db>sas

# 19- PCOUT

pc>ab>a-sect
aobpt>db>sas

#### 

# 12- LDTP2

a-sect>ab>tp2
aobpt>db>sas

#### 13- SAVEL

pad>aobpt
aobpt>db>sas
tp2>ab>sas

# 15- SAVE2

aobp>db>tpl tp2>ab>sas 14- FIX -40aobpt>db>tpl
tp2>ab>aobpt
tp1>tp2

16- LDPC

tp2>pc acbpt>db>sas tp2>ab>sas

# PIPE - PIPE OPERATIONS:

Description of bit encodings.

[6] = use irc

[5] = change of flow

[4] = fetch instruction

[3:g] = previously defined pipe control functionality.

AOBP[1]
g 1 1 3 - 3UDI | EV3Fa | OD3F
1 g 1 7 - 3UDF | TUD | EV3Fb

- EV3Pa
chrl>irb
chrh>pb>imh,iml,irc
change of flow
fetch instr

- EV3Fb

chrl>irb
chrh>pb>imh,iml,irc
irc>ir
use pipe
fetch instr

implies use irc
impl

- OD3F

chrl>pb>irc
I force miss regardless of whether odd or even
change of flow
fetch instr

g g g g - NUD

1 0 0 0 - JPIPE use pipe

g g 1 1- FIX2

Always transfer irb up pipe

chr>irb to irc,im and if irb needs irb>pb>imh,iml,irc to be replaced, do access and transfer chr to irb.

! force miss regardless of whether odd or even change of flow, fetch instr

g g g 2 - IRAD ira>db

g g g 4 - IRTOD ir>ird

if irc needs to be replaced, do access and transfer chr to irb, else no activity.

! force miss regardless of whether odd or even change of flow fetch instr

1 0 0 6 - 2TOC irc2>irc irc>ir use pipe

zxtd 8 -> 32

1 8 8 14 - CTOD irc>ir,ird irb>irc use pipe

1 8 1 15 - TUD

chr>irb
irb>pb>imh,iml,irc
irc>ir
use pipe
fetch instr

# MICROINSTRUCTION SEQUENCES

CALLM EA A2	<b>.</b>
FA5 CMDØ1 36e	DB
X DATA DT RY .	
"PT @ NEW PC" AOB>DB>AU>AOB 4>AU "STORE EVAL EA" AOB>DB>>REGA "STORE MMU DESCRIPTOR ADDRESS" REGB>AB>AT,DT "ST=24,EN=31,SC=24" "CLEAR BAD IRB" AOB>DB>IRB	ADD NIL X X SBM2 NONE NF NUD
FB5  CMD02   36f	DB
LONG DATA RX RY <> TØ	UNK
"READ NEW PC" "PT @ MDP" AOB>DB>AU>AOB 4>AU "TEST TYPE" DBIN>DB>>IRA, REGB "BUILD Ø IN REGA" Ø>ALU>REGA "STORE DESC. ADDR" REGA>AB>AUT	ADD AND X X X NONE NF UATOC
FC5 CMD03 3c0	BC
LONG DATA SP RY <> TØ	UNK
"READ MDP" "STORE NEW PC" DBIN>AB>AOBPT "PT @ STACK SP" SP>DB>AU>AOB 4>AU "BUILD TYPE:0:0:0" % REGB>DB>SAD	SUB NIL X INS X NONE JMP2 NUD
FD5 TYPEG^OPTG -> CMDG5 TYPEG^OPT4 -> CMDG4 TYPE1 -> CMD13 ILLEGALFORMAT -> XFEA	(FF5) (FE5) (FE6) (FE4)

+	
FE5  CMDØ4   69f	DB
LONG INST SP RY (W) TØ	
"WRITE STACK OLD SP" SP>AB>>DOB % AUT>DB>SA	X NIL X X NONE NF NUD
	11/0
FF5 CMD05 49f	DB
BYTE DATA SP RY .	
"PT @ STACK OLD PC" SP>DB>AU>AOB,SP ØC>AU "STORE OLD PC" TP2>AB>AT "STORE PSW" % REGA>AB>SAD % REGB>DB>SAD	SUB NIL X X X STPSW TRAP2 NUD
	DB
LONG DATA SP RY <w> TØ</w>	++ !
"WRITE STACK OLD PC" AT>AB>>DOB "PT @ STACK DESCRIPTOR" AOB>DB>AU>AOB, SP 4>AU % REGB>DB>SAD	SUB NIL X X X NONE TPF TOAD

-45-	,
FH5  CMD07   3c2	DB
LONG INST RX RY <w> TØ</w>	
"WRITE STACK DESCRIPTOR" AUT>AB>>DOB "PT @ STACK MDP" AOB>DB>AU>AOB 8>AU REGB>DB>SAD	ADD NIL X X X NONE TPF TUD
++	11/9
FI5  CMD08   3c3	DB
X   DATA   RZ   RY   SPC X	SYNC
"STORE OLD MDP" RZ>AB>>DOB "LOAD NEW MDP" DBIN>DB>RZ "SYNC TO ENSURE NO STACK" "ON MDP"	NIL X X X X NONE NF NUD
++	11/0
FJ5  CMD09   3c8	DB
LONG INST SP RY (W) TO	<b>+</b>
"WRITE STACK MDP" "PT @ STACK ARG CNT" AOB>DB>AU>AOB,SP @C>AU % REGA>AB>SA % REGB>DB>SAD	SUB NIL X X NONE TPF TUD
	11/0

46;-	
FK5   CMD19   3c9	DB
BYTE DATA RX RY .	
"BUILD TYPE:OPL:0:ARG CNT" PER>AB>ALU>REGA -1>ALU REGA>DB>FOOLIT % AT>DB>SAA	AND X X X STPER TPF TUD
FL5  CMD11   3ca	DB
WORD   DATA   SP   RY   <w> T</w>	8
"WRITE Ø:ARG CNT" REGA>DB>>DOB "BUILD TYPE:Ø:CCR/TYPE:OPL:PSW REGB>AB>ALU>ALUT REGA>DB>FOOLIT -1>ALU "PT @ STACK TYPE:OPL:Ø:CCR" AOB>DB>AU>AOB,SP 4>AU % AUT>AB>SAA	SUB AND X X X NONE NF NUD
FM5 CMD12 3cb	Al
LONG INST RX RY (W) T	9
"WRITE TYPE:OPL:PSW" ALUT>DB>>DOB & AT>DB>SAA & AUT>AB>SA	NIL X X COL1 STINS NF NUD

INVALID FORMAT	(CMD	<b>83</b> )	<b>-</b> 47	7
FE4 XFEA	49e			DB
X INST	RX	RY	EXL X	FORE
"STORE REAL POPER PC>AB>AUT "PSW>REGB,1>POPEND" "Ø>TPEND"  * AT>DB>SA  * REGA>AB>SAD		>PSWT*		NIL X X X GPEND PCOUT NUD
FF4 XFEA2	36d	1		DB
XINST	RX	RY	•	+
"CORRECT REAL AUT>DB>AU>AUT 2>AU % REGA>AB>SA % REGB>DB>SAD	1			SUB NIL X X X NONE NF NUD
FG4 TRAP2		IJ5)		1 1 2 / 2 0

FF6  CMD14   481	BC	,
IRSZ INST SP DTY <> T9	אוט	
"READ DESC. NPL" "STORE NEW MDP" DBIN>AB>ALUT "BUILD MMU BASE ADDRESS" S>ALU>DTY AT>DB>FOOLIT "STORE STACK PTR" SP>AB>>AOB	AND X X SBM2 NONE NF NUD	
FG6 LOCZ -> CMD18 LOCZ -> CMD15	(FH6) (FH7)	

ARG CNT <> 0 - MAKE STACK PROBE (CMD14) WORD DATA RX RY . ADDXS "PT & STACK PROBE" NIL AOB>AB>AU>AOB X REGB>DB>AU X % REGA>AB>SAD X NONE nf DUN 1/11 F17| CMD16 4a7 IRSZ DATA "MAKE STACK PROBE" "PT & MMU CPL" NIL X DT>DB>AOB X "STORE NPL" X DBIN>AB>>REGB NONE % AUT>AB>SAA NF NUD 12/16

-49-

		<b>.</b>	<b></b>		4
FJ7	רבים ביים ביים ביים ביים ביים ביים ביים	52e	CMD37	(FS8	) DB
IRSZ	DATA	RX	RY	<> T9	CPU1
*PT AT>DI % AU'	O MMU CP 8 MMU DE B>>AOB T>AB>SA GB>DB>SA	sc"			NIL X X X NONE NF NUD
+ FK7	CMD2	Ø (E	 ?J6)		÷

ARG CNT = 8 - NO STACK PROBE (CMD14)

	L				
FH6 CMD18	550	FERIL	(AI	(2)	DB
X   DATA	RX	DTY	•		
*PT @ MMU CP DTY>DB>>AOB % REGA>AB>SA				-	X NIL X X X NONE NF NUD
	<b>.</b>	4			1/11
FI6 CMD19	483				DB
IRSZ DATA	RX	RY	<b>&lt;&gt;</b>	TØ	CPU1
T					
"READ MMU CF "PT @ MMU DE AT>DB>AOB "STORE NPL" DBIN>DB>>REG \$ AUT>AB>SA	SCRIPT	OR"			X NIL X X NONE NP NUD

							-	50 <b>-</b>		
+  FJ	-+ 6  (	MD29	+- 	489	† 			]	DB	
+	_∔ Ong	DATA	+- 	DT	RY		<w></w>	TØ	CPUl	
A	WRI' UT> PT	FE DE: AB>>DO MMU B>AU>	SCRII OB IPL'	•	ADDRE	+ <b>-</b> :SS	# T		ADD NIL X X NONE NF NUD	
+   F1	+- 36	CMD21	+	48b	+				DB	<b>+</b>
+	÷-	+	++	RX	-÷ R'	-+- Y	<w>&gt;</w>	TØ	CPUl	<del> </del>
	REGE PT AOB: 4>AI	H TE NF 3>DB>> 6 MMU >DB>AU J JT>AB	DOB STA SAOE	TUS"	M-	-+-	<b>∞</b> 40 42 40		SUB NIL X X X NONE NF	
		-		<b>.</b>	_+===			. <del></del>	12/16	+
F	L6	CMD2	2	48d					DB	
+-	IRS	ZINS	T	SP	מס	Y	<b>&lt;&gt;</b>	TØ	CPUl	-
+-	"BU DBI "SH ALU "ST SP>	AD MM ILD T N>DB> UFFLE T>AB> ORE O DB>AT AUT>AB	YPE: >REG NEW DTY LD S	CPL: P B MDP'	5:0 <sup>4</sup>				INS	1 W S X E F

FM6  CMD23   4a1	DB
IRSZ INST RX RY	
"STORE MMU STATUS" DBIN>DB>REGC DBIN>DB>ALUT "SHUFFLE ARG CNT" PER>AB>>REGB	X NIL X X SBM5 STPER NF NUD
+	12/16
FN6  CMD24   4a3   .	BC
IRSZ DATA SP RY	
"PT @ STACK SP" SP>DB>AU>AOB 4>AU "STORE OLD SP" AT>AB>>DOB "STORE ARG CNT" REGB>DB>>IRA "Ø:CCR IN REGB"	SUB NIL X X X STPSW NF STIRA 12/21
F06 WR<>0 -> 0 WR=0^CNT<>0 -> 0 WR=0^CNT=0 -> x	MD27 (FP5)

# VALID - SP CHANGE (CMD24)

++	·	·			L
FP6  CMD26	59£				BC
LONG INST	RX	RY	<b>&lt;&gt;</b>	<b>T</b> 3	UNK
"READ NEW SP' AUT>DB>AU>AOI ØC>AU "STORE DESCR' AUT>DB>ALUT % REGA>AB>SA	В	ADDRES	S	•	ADD NIL X X X NONE NF NUD
FQ6		PT4 -> PT6 ->			(FR5) (FR6)

VALID -	NO SP	CHANGI	; (0	MD24	-52- )	<del>-</del> -
FP5 C	1D27	59e				DB
LONG	ATA	SP	DTY	<w></w>	TØ	+
"PT @ AOB>DI B>AU "STORI TP2>AI "POSI' DTY>AI	STACK STACK STACK SAU>AO E OLD P B>AT TION NE B>DBIN B>DB>SA	OLD PC'B,SP C" W MDP"				SUB NIL X X X NONE TRAP2 NUD
F05	CMDØ	6 (F	G5)			7

NO STACE	COPY	(CMD	26,CMI	28)	
FR5 CMI	29	69c			DB
X D	ATA	RX	RY	•	
	STACK SE B>AU>AOE AB>SA				SUB NIL X X X NONE NF NUD
FS5	CMD27	(E	'P5)		•

STACK COPY (CMD26) -53-	
FR6 CMD38   49c	DB
X INST SP RY .	
"STORE OLD SP"  SP>AB>>AOB, REGB  SP>AB>AUT  "SHUFFLE ARG CNT"  IRA>DB>REGC	X NIL X X SBM5 NONE NF IRAD
FS6   CMD31   4a5	BC
X DATA  SP  RY .	†
"PT @ TOP OF NEW STACK" DBIN>DB>AU>AT,SP IRA>AB>AU "IRA ZXTD 8->32"	SUB NIL X X SBM6 NONE NF CLRA
WR<>0 -> CMD35 WR=0^CNT<>0 -> CMD37 WR=0^CNT=0 -> CMD39	(FS7) (FS8) (FS9)
TYPE 1 - COPY LONG (CMD31,CM	MD36)
FS7  CMD35   529   4-WAY SHARE	DB
LONG DATA RX RY <> TØ	
"READ OLD STACK" "PT @ NEW STACK" AT>DB>>AOB "PT @ NEXT NEW STACK ENTRY" AT>DB>AU>AT 4>AU % REGA>AB>SA % REGB>DB>SAD	ADD NIL X X X NONE NF NUD



1/05

-54-	<b>.</b>
FT7 CMD36 4a9	вс
LONG DATA RX RY <w> TØ</w>	
"WRITE TO NEW SP"  DBIN>DB>>DOB  "PT @ NEXT OLD STACK ENTRY"  AUT>DB>AU>AOB, AUT  4>AU  \$ AT>AB>SA	ADD NIL X X SBM6 NONE NF NUD
FU7 WR<>0 -> CMD35 WR=0^CNT<>0 -> CMD37 WR=0^CNT=0 -> CMD39	+
TYPE 1 - COPY LAST PIECE (CMD31,	(CMD36)
FS8  CMD37   528   4-WAY SHARE	DB
SSIZE   DATA   RX   RY   <> TØ	
"READ OLD STACK" "PT @ LAST NEW STACK" AT>DB>>AOB % AUT>AB>SA % REGB>DB>SAD	X NIL X X X NONE NF NUD
++	1/05
FT8 CMD38   4f0   2-WAY SHARE	DB
SSIZE   INST   RX   RY   <w> TØ</w>	
"WRITE NEW STACK" DBIN>DB>>DOB % AT>DB>SAA % AUT>AB>SA	X NIL X X
	X NONE NF NUD
	NONE NP

TYPE 1 - NONE LEFT TO COPY	CMD31,0
FS9 CMD39 428 4-WAY SHARE	DB
X INST RX VDT1 .	
"PT @ TOP OF OLD STACK" % ALUT>DB>AT % AUT>AB>VDT1	NIL X X X NONE NF NUD
++	+
FT9  CMD40   4b5	DB
FT9   CMD40	DB
	SUB NIL X X X STPSW NF NUD

RTM RY Al

++	<b>.</b>
FA8 RTMØ1 4aa	DB
LONG INST SP DTY <> T1	
"READ TYPE:OPL:PSW"  SP>DB>>AOB "STORE DESCRIPTOR ADDRESS"  REGB>DB>DTY "ST=24,EN=31,SC=24"  \$ AUT>AB>SA	X NIL X X SBM2 NONE NF NUD
	3/31





FB8  RTM02   4ab	DB
BYTE DATA DT RY	
"PT @ STACK ARG CNT" AOB>DB>AU>AOB 4>AU "FORM MMU BASE ADDRESS" Ø>ALU>DT REGB>DB>FOOLIT % AUT>AB>SA	ADD AND X X X NONE NF NUD
FC8 RTM03   4ad	DB
WORD   DATA   RX   RY   <> TØ	
"READ STACK ARG CNT" "PT @ STACK PC" AOB>DB>AU>AOB 8>AU "STORE TYPE:OPL:PSW" DBIN>DB>>REGA "ST=16,EN=23,SC=16" % AUT>AB>SA	ADD NIL X ZXTD SBM2 NONE NF NUD
	DB
LONG DATA RX RY <> TØ	†
"READ STACK PC" "PT @ STACK MDP" AOB>DB>AU>AOB 4>AU "STORE ARG CNT" DBIN>AB>AT "LOAD TYPE FOR BRANCH" REGB>DB>>IRA	ADD NIL X ZXTD X NONE NF UATOC



FE8  RTM05   4af	BC
LONG DATA RX RY <> TØ	
"READ STACK MDP" "PT @ STACK SP" AOB>DB>AU>AOB 4>AU "STORE NEW PC" DBIN>AB>AOBPT "SHUFFLE OPL" REGB>DB>>DOB	ADD NIL X X X NONE JMP2 NUD
FF8 TYPEØ -> RTMØ6 TYPE1 -> RTMØ9 ILLEGALFORMAT -> XFEB	(FG8) (FG9) (FE7)

TYPE Ø (RTMØ5) VALID TYPE 1 (RTM13) DB FG8 | RTMØ6 | 48f | "PT € SP AFTER STRIP" ADD AOB>DB>AU>AOB NIL 4>AU X "RESTORE MDP REG" X DBIN>AB>RY X "STORE NEW PSW" LDPSW REGA>DB>>REGB NF NUD

		_								<b></b>
•	FH8	R	TMØ7		628		JMPl	·	(ES2)	DB
•		X	INST	 	SP		RY	•		
•	AO AT %	B>A >DE REC	FIN B>AU B>AB B>DB	>SP >SAD			/ALUE			ADDX6 NIL X X NONE 3PFI 3UDI
	+		ח	BCCS		(E)	u7)		*	,

TYPE = 1		(RTMØ5	)		
FG9 RTM09	78£				DB
LONG DATA	DT	RY	<b>&lt;&gt;</b>	TØ	†
"READ STACK S "FT @ MMU DPI DT>DB>AU>AOB GC>AU "STORE NEW MI DBIN>AB>>REGE & AUT>AB>SAA	P <sup>R</sup>				ADD NIL X X X NONE NF NUD
FHS RTMLØ	4bl	† 			DB
BYTE DATA	DT	RY	<w></w>	TØ	CPU1
"WRITE OLP TO "STORE NEW SI DBIN>AB>DT "PT @ MMU STI AOB>DB>AU>AOI 8>AU % AUT>AB>SAA % REGB>DB>SA	ATUS" 3				SUB NIL X X X NONE NF NUD



FI9	RTMll	452			١	DB
+   BYT	E   INST	*+ RX	RY	<b>&lt;&gt;</b>	<del>i</del> TØ	CPU1
8 A	-++- AD STATUS T>DB>SA UT>AB>SA	+				X NIL X X X NONE NF NUD
FJ9	RTM12	4b3				DB
BYI	EINST	RX	RY	•		
DBI % A	ST STATUS N>DB>ALUT T>DB>SAA UT>AB>SA					X NIL X X X NONE NF NUD
FK9	RTM13	4b4				вс
+	X INST	DT	RY	•		
DTX 4>2 "SH REC	e STACK DB>AU>AOB UUFFLE NEW BB>AB>DBIN	MDP*	T			SUB NIL X X X NONE NF NUD
FL9			OCZ ->			(FE7) (FG8)

-60-

INVALID	TYPE	(RTM)		, 4 + u u u u u u u	.++
FE7 XF	EB	48e			DB
X I	NST	RX	RY	EXL X	FORE
*BACK TP2>DE 2>AU *PSW>E *Ø>TPE % AUTO	SUB NIL X X X X GPEND TRAP NUD				
					12/21
+ FF7	TRAP2	(I	J5)		****

# Claims

- 1. A data processor adapted to cooperate with an access controller to control access to a module stored in a storage device, the data processor comprising:
  - first means for receiving an instruction which requests access to said module, said instruction specifying an address within said storage device containing an access request;
  - second means for retrieving said access request from said storage device;
  - third means for providing said access request to said access controller;
  - fourth means for allowing said requested access to said module unless said access request is denied by said access controller.
- 2. The data processor of claim 1 further comprising: fifth means for vectoring to an exception handler if said access request is denied by said access controller.
- 3. The data processor of claim 1 wherein the module specified by said instruction is a code module, said instruction also specifing a selected number of arguments to be passed to said code module, and wherein said fourth means passes said arguments to said code module before allowing said requested access.
- 4. The data processor of claim 1 wherein said fourth means comprise:
  - fifth means for receiving a decision from said access controller to said access request; and
  - sixth means for allowing said requested access to said module in response to an affirmative decision from said access controller, and denying said requested access to said module in response to a negative decision from said access controller.

- 5. The data processor of claim 4 further comprising: seventh means for vectoring to an exception handler if said access request is denied by said access controller.
- 6. In a data processor adapted to cooperate with an access controller to control access to a module stored in a storage device, a method comprising the steps of:

receiving an instruction which requests access to said module, said instruction specifying an address within said storage device containing an access request; retrieving said access request from said storage device; providing said access request to said access controller; allowing said requested access to said module unless said access request is denied by said access controller.

7. In the data processor of claim 6, the method comprising the further step of:

vectoring to an exception handler if said access request is denied by said access controller.

- 8. In the data processor of claim 6 wherein the module specified by said instruction is a code module, said instruction also specifing a selected number of arguments to be passed to said code module, the step of allowing said access further comprising passing said arguments to said code module before allowing said requested access.
- 9. In the data processor of claim 6, the step of allowing said access comprising the steps of:

receiving a decision from said access controller to said access request; and

allowing said requested access to said module in response to an affirmative decision from said access controller, and denying said requested access to said module in response to a negative decision from said access controller.


10. In the data processor of claim 9, the method comprising the further step of:

vectoring to an exception handler if said access request is denied by said access controller.


11. In a data processor adapted to cooperate with an access controller to control access to a module stored in a storage device, a method comprising the steps of:

receiving an instruction which requests access to said module, said instruction specifying an address within said storage device containing an access request; retrieving said access request from said storage device; providing said access request to said access controller; receiving a decision from said access controller to said access request; and

allowing access to said module in response to an affirmative decision from said access controller, and denying access to said module in response to a negative decision from said access controller.









# INTERNATIONAL SEARCH REPORT

International Application No PCT/US85/00735

1. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) 3 According to International Patent Classification (IPC) or to both National Classification and IPC 3 INT. CL. G 06F 9/00, G 06F 9/46 U.S. CL. 364/200 II. FIELDS SEARCHED Minimum Documentation Searched 4 Classification System Classification Symbols 364/200MS File US 364/900 MS File Documentation Searched other than Minimum Documentation to the Extent that such Documents are included in the Fields Searched 6 III. DOCUMENTS CONSIDERED TO BE RELEVANT 14 Citation of Document, 16 with indication, where appropriate, of the relevant passages 17 Category \* Relevant to Claim No. 18 Υ US, 4,434,464 28 February 1984 1-11 Suzuki et al US, 4,104,721 1 August 1978 Y 1,3-5,7-9, 11-13,15-17619 Markstein et al US, 4,442,484 10 April 1984 Childs, Jr. et al Α US, 4,366,537 28 December 1982 Heller et al Α US, 4,177,510 4 December 1979, Appell et al AP US, 4,488,228 11 December 1984 Crudele et al US, 4,183,085 Y 8 January 1980 1-11 Roberts et al "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention \* Special categories of cited documents: 15 "A" document defining the general state of the art which is not considered to be of particular relevance earlier document but published on or after the international filing date "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family IV. CERTIFICATION Date of the Actual Completion of the International Search 2 Date of Mailing of this International Search Report 2 26 JUN 1985 6 JUNE 1985 International Searching Authority 1 Signature of Authorized Officer 20 ISA/US

Form PCT/ISA/210 (second sheet) (October 1981)