



- (51) International Patent Classification:
H01L 21/66 (2006.01)
- (21) International Application Number:
PCT/US2015/027182
- (22) International Filing Date:
23 April 2015 (23.04.2015)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
14/313,733 24 June 2014 (24.06.2014) US
- (71) Applicant: **KLA-TENCOR CORPORATION** [US/US];
Legal Dept., One Technology Drive, Milpitas, California
95035 (US).
- (72) Inventors: **VUKKADALA, Pradeep**; 3355 Pennsylvania
Avenue, Apt. 3, Fremont, California 94536 (US). **SINHA,
Jaydeep**; 5695 Carnegie Loop, Livermore, California
94550 (US).
- (74) Agents: **McANDREWS, Kevin** et al.; KLA-TENCOR
CORP., Legal Dept., One Technology Drive, Milpitas,
California 95035 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:
— with international search report (Art. 21(3))

(54) Title: PATTERNED WAFER GEOMETRY MEASUREMENTS FOR SEMICONDUCTOR PROCESS CONTROLS




FIG. 1

(57) Abstract: Wafer geometry measurement tools and methods for providing improved wafer geometry measurements are disclosed. Wafer front side, backside and flatness measurements are taken into consideration for semiconductor process control. The measurement tools and methods in accordance with embodiments of the present disclosure systems are suitable for handling any types of wafers, including patterned wafers, without the shortcomings of conventional metrology systems.

WO 2015/199801 A1

***PATTERNED WAFER GEOMETRY MEASUREMENTS FOR
SEMICONDUCTOR PROCESS CONTROLS***

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] The present application claims the benefit under 35 U.S.C. § 119(e) of U.S. Provisional Application Serial No. 61/982,731, filed April 22, 2014. Said U.S. Provisional Application Serial No. 61/982,731 is hereby incorporated by reference in its entirety.

TECHNICAL FIELD

[0002] The disclosure generally relates to the field of semiconductors, and particularly to wafer geometry measurement techniques.

BACKGROUND

[0003] Fabricating semiconductor devices typically includes processing a substrate such as a semiconductor wafer using a number of semiconductor fabrication processes. For example, lithography is a semiconductor fabrication process that involves transferring a pattern from a reticle to a resist arranged on a semiconductor wafer. Additional examples of semiconductor fabrication processes include, but are not limited to, chemical-mechanical polishing (CMP), etching, deposition, and ion implantation. Multiple semiconductor devices may be fabricated in an arrangement on a single semiconductor wafer and then separated into individual semiconductor devices.

[0004] Metrology processes are used at various steps during a semiconductor manufacturing process to monitor and control one or more semiconductor layer processes. Some of these characteristics include the flatness and thickness uniformity of the wafers. While conventional metrology systems

may be able to monitor and control these characteristics, they are generally utilized for handling unpatterned/bare wafers. Therein lies a need for systems and methods for wafer geometry measurements suitable for any wafers, including patterned wafers, without the aforementioned shortcomings.

SUMMARY

[0005] The present disclosure is directed to a method for monitoring and controlling a wafer polishing process. The method includes: obtaining a first set of wafer geometry measurements of a wafer prior to the wafer polishing process, the first set of wafer geometry measurements including: a first front side height measurement, a first backside height measurement, and a first wafer flatness measurement; optimizing the wafer polishing process for the wafer, wherein different pressure levels are assigned to different areas of the wafer to achieve a best-flatness condition, wherein the best-flatness condition for the wafer is calculated based on the first front side height measurement, the first backside height measurement and the first wafer flatness measurement obtained prior to the wafer polishing process; and polishing the wafer based on the optimized wafer polishing process.

[0006] A further embodiment of the present disclosure is directed to a method for analyzing process tool induced flatness errors. The method includes: obtaining wafer geometry measurements of a wafer, the wafer geometry measurements including at least: a front side height measurement and a backside height measurement; identifying front side wafer surface signatures based on the front side height measurement; identifying backside wafer surface signatures based on the backside height measurement; separating flatness errors induced by the front side wafer surface signatures

from flatness errors induced by the backside wafer surface signatures; and determining whether a process tool induced flatness errors independently based on flatness errors induced by the front side wafer surface signatures and flatness errors induced by the backside wafer surface signatures.

[0007] An additional embodiment of the present disclosure is directed to a method for controlling lithography focus errors. The method includes: obtaining a first set of wafer geometry measurements of a wafer prior to lithography scanning, the first set of wafer geometry measurements including: a first front side height measurement, a first backside height measurement, and a first wafer flatness measurement; identifying at least one wafer flatness error; and controlling a lithography scanner to compensate for the at least one wafer flatness error during lithography scanning.

[0008] An additional embodiment of the present disclosure is directed to a method for calculating wafer variations. The method includes: obtaining a wafer-level thickness variation map; dividing the wafer-level thickness variation map into a plurality of uniform sized sites; independently leveling each site of the plurality of sites; further dividing each site into a plurality of rectangular areas, wherein each rectangular area generally corresponds to a slit-size of a lithography scanner; independently leveling each rectangular area of the plurality of rectangular areas for each site of the plurality of sites; and combining the plurality of rectangular areas of each site of the plurality of sites to obtain a full wafer measurement metric.

[0009] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not necessarily restrictive of the present disclosure. The accompanying drawings, which are incorporated in and constitute a part of the

specification, illustrate subject matter of the disclosure. Together, the descriptions and the drawings serve to explain the principles of the disclosure.

BRIEF DESCRIPTION OF THE DRAWINGS

[0010] The numerous advantages of the disclosure may be better understood by those skilled in the art by reference to the accompanying figures in which:

FIG. 1 is an illustration depicting a wafer flatness measured on a patterned wafer geometry measurement tool;

FIG. 2 is an illustration depicting a wafer polishing process;

FIG. 3 is a block diagram depicting a wafer geometry measurement based control loop for a wafer polishing process;

FIG. 4 is block diagram depicting a wafer geometry measurement based control loop for a lithography scanner;

FIG. 5 is a flow diagram depicting a method for estimating flatness errors that takes flatness signatures of a lithography chuck into consideration;

FIG. 6 is an illustration depicting a site-based flatness variation calculation process;

FIG. 7 is an illustration that continues the depiction of the site-based flatness variation calculation process; and

FIG. 8 is an illustration that continues the depiction of the site-based flatness variation calculation process.

DETAILED DESCRIPTION

[0011] Reference will now be made in detail to the subject matter disclosed, which is illustrated in the accompanying drawings.

[0012] Embodiments of the present disclosure are directed to systems and methods for providing improved wafer geometry measurements for lithography focus, CMP, and other semiconductor process control scanner corrections. It is noted that the term wafer geometry in the present disclosure refers to wafer front side height, backside height, thickness variation, flatness, and all consequent derivatives such as shape, topography, or the like. It is also noted that the systems and methods in accordance with embodiments of the present disclosure are suitable for handling any types of wafers, including patterned wafers, without the shortcomings of conventional metrology systems.

[0013] Referring to FIG. 1, a wafer flatness measured on a patterned wafer geometry (PWG) measurement tool is shown. A patterned wafer geometry measurement tool utilized in accordance with the present disclosure is a measurement tool that is able to measure front side height, back side height, and thickness variation of the wafer. Obtaining such information allows the sources of flatness errors to be separated and attributed to front side and backside components.

[0014] The ability to identify the sources of flatness errors is important. For instance, referring to FIG. 2, a simplified illustration depicting a wafer 200 being polished by a polishing tool (e.g., CMP) is shown. Suppose that the shape of the wafer 200 before going through the polishing process is slightly curved as shown, the polishing tool will then remove the raised portions of the top surface, resulting in a polished wafer 202 with a flat front side. However, this polished wafer 202 is undesirable because its flatness profile is suboptimal.

[0015] Instead of simply removing the raised portions of the top surface, wafer geometry and flatness data should be measured and taken into

consideration for the polishing process. FIG. 3 is an illustration depicting such a control loop. More specifically, the separate front side and backside topography measurement data can be obtained and feed to the control loop to optimize the polishing process. For instance, the control loop may calculate a best-flatness condition that can be achieved if the wafer is polished in a certain manner. Subsequently, different pressure levels can be applied to different areas of the wafer so that the best-flatness condition can be achieved as an end result, as opposed to simply providing a flat top surface 202 as depicted in FIG. 2. In addition, wafer geometry measurements can be taken again after the polishing process; and adjustments necessary can be determined and applied to the polishing process accordingly.

[0016] It is contemplated that configuring the polishing tool in this manner to optimize for the best-flatness condition is beneficial for downstream processes. For example, a polished wafer will be held on a vacuum or a chuck using force when it is processed by a lithography process tool or the like. It is noted that when the wafer is held on a chuck using force, the wafer backside is expected to be substantially flattened, and if the wafer was simply polished to provide a flat top surface, the top surface may no longer be flat when the wafer is chucked. Focus errors may be introduced as a result. Since wafer flatness errors directly contribute to focus errors during lithography exposure, configuring the polishing tool based on optimizing flatness conditions as described above effectively improves focus of the lithography process tool.

[0017] It is also contemplated that when the wafer is chucked, features such as 104 and 106 (as shown in FIG. 1) that are induced by the wafer backside are pushed towards the front side and are presented to the lithography process tool along with the features that are induced by the wafer front

side. While certain lithography process tools are capable of making adjustments based on wafer flatness to compensate for errors, it is noted that these adjustments are made without distinguishing between the front side induced flatness errors and the backside induced flatness errors. Therefore, adjustments made in this manner is not ideal because once the wafer is unchucked, compensations made while the wafer was chucked may turn out to be over-corrected or under-corrected.

[0018] With the ability to separate the front side topography from the backside topography, as shown in FIG. 1, the sources of flatness errors can be isolated. In the example shown in FIG. 1, once it is observed that the backside has distinct signatures (pin-type marks) 104 and 106, a subsequent process step may be notified of this observation (e.g., in a feedforward manner) and the subsequent process step may choose to compensate for (or avoid) such flatness errors accordingly.

[0019] In addition to providing a better compensation control mechanism, separating the front side topography from the backside topography can also help identifying process steps that may have caused front side and/or backside flatness errors during the manufacturing process. In the example shown in FIG. 1, once it is determined that the signatures (pin-type marks) 104 and 106 are induced by the backside, an analysis process may be invoked to find the cause of such signatures. In one embodiment, this analysis process (may be referred to as a cause analysis or root cause analysis) may attempt to identify which process step(s) during the manufacturing process caused these errors and by how much. For instance, this analysis process may take wafer geometry measurements at suspected process steps and identify the process step(s) that caused the backside signatures. It is contemplated that this process may also be utilized to

analyze the front side errors as well without departing from the spirit and scope of the present disclosure.

[0020] FIGS. 3 and 4 are illustrations depicting control loops that may be utilized to analyze/assess wafer geometry variations induced by various types of process steps. By measuring wafer geometry at two points, i.e., before and after a process of interest, the variations induced by that particular process step to wafer geometry can be assessed. The measured changes in wafer geometry may be related to impact on critical semiconductor fabrication parameters such as lithography focus and overlay errors, and yield by way of metrics such as site-flatness, in-plane displacement and the like that may be computed from the measured wafer geometry changes.

[0021] It is contemplated that such an analysis process may be utilized in every critical process steps during the manufacturing process to catch potential errors as soon as possible. Alternatively or additionally, this analysis process may be conditionally invoked when certain signatures are detected on either the front side or the backside. As previously mentioned, in the example shown in FIG. 1, when the signatures (pin-type marks) 104 and 106 are detected on the backside of the wafer 100, this detection may prompt further analysis to find the cause of such signatures. Furthermore, it may be configured to manually and/or automatically adjust process step conditions for a particular process tool and thereby minimize the impact of that particular process tool on wafer geometry and certain critical semiconductor fabrication parameters.

[0022] In addition to providing abilities to identify and to compensate for flatness errors, flatness signatures induced by a chuck can also be extracted and used to calculate/estimate a total flatness error of an incoming wafer.

More specifically, FIG. 5 shows a methodology in which wafer flatness measurements obtained using a wafer geometry tool and scanner leveling measurements obtained from the lithography scanner can be used to calculate/estimate flatness errors. It is contemplated that patterned wafers or unpatterned bare wafers (serving as reference wafers) may be used to extract the flatness signature induced by a given chuck in step 502. Once the flatness signature of the given chuck has been extracted, total flatness errors during lithography exposures for future wafers chucked on that same chuck may be estimated. For example, when a new wafer is received, its wafer geometry, including its measured flatness, can be obtained in step 504 using a wafer geometry tool. Subsequently, by adding the extracted chuck flatness signature to the measured flatness of that wafer, the total flatness error (representing the flatness errors when the wafer is chucked) can be calculated in step 506. In this manner, the effects of forcing the wafer onto the chuck can be quantified (e.g., as a part of the feedforward control), which can help providing better focus leveling corrections.

[0023] It is noted that this calculation is also fully reversible. That is, if the height of the top surface is measured when the wafer is chucked on a particular chuck (e.g., based on scanner leveling measurements), and if the wafer geometry has been measured when the wafer was in an unchucked state, the flatness signature of that particular chuck can be calculated by subtracting the measured wafer geometry from the leveling map obtained from the lithography scanner. As previously mentioned, this process can be carried out using reference wafers in a controlled manner, and the extracted flatness signature of that particular chuck can be used to predict/estimate its effects on future wafers. In addition, the accuracy of this estimation process can be improved utilizing a feedback loop (e.g., as

shown in FIG. 4). More specifically, focus error and/or critical dimension uniformity can be measured post-lithography to check how well the feedforward focus corrections worked. If it is determined that the feedforward alone did not sufficiently reduce focus and/or critical dimension uniformity errors, then the feedback loop may be employed that will adjust the focus corrections for the next wafer.

[0024] It is also contemplated that additional measurement metrics may also be obtained and provided as control signals. For instance, in one embodiment, a site-based flatness variation metric is obtained, which can be used to perform root cause analysis and/or provided as feedback to improve the manufacturing processes.

[0025] Referring to FIGS. 6 through 8, a series of illustrations depicting a site-based flatness variation calculation process 600 is shown. In step 602, a wafer-level thickness variation map is obtained and divided into a plurality of uniform sized sites (may also be referred to as fields). The thickness variation within each particular site is then leveled by fitting a single least-square best-fit plane to that particular site. In step 604, each site is further divided into rectangular areas generally equivalent to the slit-size of the lithography scanner. It is understood that if a site cannot be evenly divided by the slit-size, a partial slit may be utilized on one end of the site, or the slit-size may be slightly adjusted to evenly divide the site. It is noted that one of the advantages provided by dividing the sites in this manner is that it simulates the scanning process, which is done in a slit-by-slit manner.

[0026] Now, each slit-area can be further leveled independently by fitting a single least-square best-fit plane to that particular slit-area in step 606, and the independently leveled slit-areas within each site can be combined to

form a full wafer map (e.g., representing industry standard metrics such as site frontside least squares focal plane, or SFQ and the like) in step 608. Subsequently, an average site-flatness value is taken by averaging all site-flatness values in step 610. It is noted that this average site-flatness value is leveled utilizing both conventional site-wise leveling and slit-by-slit leveling (which has the advantage of simulating the scanning process) as described above.

[0027] It is contemplated that the average site-flatness value calculated in this manner can be utilized to compute various derived metrics and information regarding a given wafer. For instance, by subtracting the average value from each site-based value, as shown in step 612, a site-to-site variation map can be calculated for the full wafer. It is also contemplated that while flatness values are used as exemplary measurement metrics, this site-based, slit-by-slit variation calculation process is applicable for calculation of various other types of measurement metrics, including, but not limited to flatness variations, thickness variations, as well as various other types of wafer topography variations that correlate to non-correctable focus errors seen by the lithography scanner during wafer exposure.

[0028] It is also contemplated that these variation maps can be used for reporting purposes, and can also be analyzed to improve the manufacturing processes. For example, in the site-to-site variation map shown in FIG. 8, the topography variation (which is systematic) coming from the device pattern is removed. Thereby any process variability (such as a local hot-spot created by a polishing tool) becomes visible after the systematic topography is removed. This information can then be provided as a feedback control to the polishing tool, thereby improving future processes.

[0029] It is further contemplated that the average-site and site-to-site variation maps and metrics are not limited to flatness measurements. The same techniques described above are also applicable to other metrics for front side and/or backside maps such front and/or back nanotopography and the like without departing from the spirit and scope of the present disclosure.

[0030] It is contemplated that while the examples above referred to polishing tools and lithography tools, the systems and methods in accordance with the present disclosure are applicable to other types of process tools, which may also benefit from the wafer geometry based control loops without departing from the spirit and scope of the present disclosure. Furthermore, the term wafer used in the present disclosure may include a thin slice of semiconductor material used in the fabrication of integrated circuits and other devices, as well as other thin polished plates such as magnetic disc substrates, gauge blocks and the like.

[0031] The methods disclosed may be implemented in various wafer geometry measurement tools as sets of instructions executed by one or more processors, through a single production device, and/or through multiple production devices. Further, it is understood that the specific order or hierarchy of steps in the methods disclosed are examples of exemplary approaches. Based upon design preferences, it is understood that the specific order or hierarchy of steps in the method can be rearranged while remaining within the scope and spirit of the disclosure. The accompanying method claims present elements of the various steps in a sample order, and are not necessarily meant to be limited to the specific order or hierarchy presented.

[0032] It is believed that the system and method of the present disclosure and many of its attendant advantages will be understood by the foregoing description, and it will be apparent that various changes may be made in the form, construction and arrangement of the components without departing from the disclosed subject matter or without sacrificing all of its material advantages. The form described is merely explanatory.

CLAIMS

What is claimed is:

1. A method for monitoring and controlling a wafer polishing process, the method comprising:

obtaining a first set of wafer geometry measurements of a wafer prior to the wafer polishing process, the first set of wafer geometry measurements including: a first front side height measurement, a first backside height measurement, and a first wafer flatness measurement;

optimizing the wafer polishing process for the wafer, wherein different pressure levels are assigned to different areas of the wafer to achieve a best-flatness condition, wherein the best-flatness condition for the wafer is calculated based on the first front side height measurement, the first backside height measurement and the first wafer flatness measurement obtained prior to the wafer polishing process; and

polishing the wafer based on the optimized wafer polishing process.

2. The method of claim 1, further comprising:

obtaining a second set of wafer geometry measurements of the wafer after the wafer polishing process, the second set of wafer geometry measurements including: a second front side height measurement, a second backside height measurement, and a second wafer flatness measurement.

3. The method of claim 2, further comprising:

comparing the second wafer flatness measurement obtained after the wafer polishing process to the calculated best-flatness condition; and
adjusting the wafer polishing process based on the comparison.

4. The method of claim 2, further comprising:

comparing the first front side height measurement to the second front side height measurement and comparing the first backside height measurement to the second backside height measurement; and

assessing wafer geometry variations induced by the wafer polishing process.

5. The method of claim 4, further comprising:

adjusting the wafer polishing process when wafer geometry variations are induced by the wafer polishing process.

6. The method of claim 1, wherein the wafer polishing process includes chemical-mechanical polishing.

7. A method for analyzing process tool induced flatness errors, the method comprising:

obtaining wafer geometry measurements of a wafer, the wafer geometry measurements including at least: a front side height measurement and a backside height measurement;

identifying front side wafer surface signatures based on the front side height measurement;

identifying backside wafer surface signatures based on the backside height measurement;

separating flatness errors induced by the front side wafer surface signatures from flatness errors induced by the backside wafer surface signatures; and

determining whether a process tool induced flatness errors independently based on flatness errors induced by the front side wafer surface signatures and flatness errors induced by the backside wafer surface signatures.

8. The method of claim 7, wherein the wafer geometry measurements of the wafer are obtained before and after processing the wafer using the process tool.

9. The method of claim 8, wherein the front side wafer surface signatures are identified based on the front side height measurement obtained before and after processing the wafer using the process tool, and wherein the backside wafer surface signatures are identified based on the backside height measurement obtained before and after processing the wafer using the process tool.

10. A method for controlling lithography focus errors, the method comprising:

- obtaining a first set of wafer geometry measurements of a wafer prior to lithography scanning, the first set of wafer geometry measurements including: a first front side height measurement, a first backside height measurement, and a first wafer flatness measurement;

- identifying at least one wafer flatness error; and

- controlling a lithography scanner to compensate for the at least one wafer flatness error during lithography scanning.

11. The method of claim 10, wherein identifying at least one wafer flatness error further comprises:

- estimating at least one lithography chuck induced flatness error; and

- calculating a total wafer flatness error based on the least one lithography chuck induced flatness error and the first wafer flatness measurement.

12. The method of claim 11, wherein the at least one lithography chuck induced flatness error is estimated by subtracting wafer geometry of a reference wafer measured in an unchucked state from a leveling map of the reference wafer obtained from the lithography scanner when the reference wafer is chucked.

13. The method of claim 10, further comprising:
obtaining at least one of: a focus error and a critical dimension uniformity after lithography scanning.

14. The method of claim 13, further comprising:
determining an effectiveness of said controlling the lithography scanner to compensate for the at least one wafer flatness error during lithography scanning based on said at least one of: the focus error and the critical dimension uniformity obtained after lithography scanning ; and
adjusting the lithography focus based on said at least one of: the focus error and the critical dimension uniformity obtained after lithography scanning.

15. A method for calculating wafer variations, the method comprising:
obtaining a wafer-level thickness variation map;
dividing the wafer-level thickness variation map into a plurality of uniform sized sites;
independently leveling each site of the plurality of sites;
further dividing each site into a plurality of rectangular areas, wherein each rectangular area generally corresponds to a slit-size of a lithography scanner;
independently leveling each rectangular area of the plurality of rectangular areas for each site of the plurality of sites; and

combining the plurality of rectangular areas of each site of the plurality of sites to obtain a full wafer measurement metric.

16. The method of claim 15, wherein independently leveling each site of the plurality of sites comprises fitting a single least-square best-fit plane to each site.

17. The method of claim 15, wherein independently leveling each rectangular area of the plurality of rectangular areas for each site of the plurality of sites comprises fitting a single least-square best-fit plane to each rectangular area.

18. The method of claim 15, wherein the measurement metric includes a flatness measurement metric.

19. The method of claim 18, further comprising:
calculating an average site-flatness value based on the combined full wafer flatness measurement metric.

20. The method of claim 19, further comprising:
subtracting the an average site-flatness value from the combined full wafer flatness measurement metric to obtain a site-to-site variation.

21. The method of claim 20, further comprising:
providing the site-to-site variation as a feedback control to a process tool to reduce process tool induced flatness errors.




FIG.1




FIG.2




FIG.3




FIG.4




FIG.5

6/8




FIG.6




FIG.7




FIG.8

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2015/027182**A. CLASSIFICATION OF SUBJECT MATTER****H01L 21/66(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHEDMinimum documentation searched (classification system followed by classification symbols)
H01L 21/66; G01R 31/26; G03B 27/52; B24B 1/00; B24B 49/00; H01L 21/461Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
Korean utility models and applications for utility models
Japanese utility models and applications for utility modelsElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)
eKOMPASS(KIPO internal) & Keywords: wafer, height, flatness, measure, front, back, polish, lithography**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2005-0255610 A1 (MASAKAZU SATO et al.) 17 November 2005 See abstract, paragraphs [0039], [0077]-[0097], [0117]-[0118] and figures 7-10.	10
Y		1-6, 11-14
A		7-9, 15-21
Y	US 2003-0186624 A1 (KESAHIRO KOIKE et al.) 02 October 2003 See abstract, paragraphs [0025]-[0043], [0106], [0219] and figures 2-3.	1-6
Y	US 2004-0185662 A1 (TADAHITO FUJISAWA et al.) 23 September 2004 See abstract, paragraphs [0025], [0077]-[0079] and figure 2.	11-12
Y	US 2005-0128456 A1 (MICHAEL L. NELSON et al.) 16 June 2005 See abstract, paragraph [0028] and figure 1	13-14
A	US 2004-0239905 A1 (TASJA VAN RHEE et al.) 02 December 2004 See abstract, paragraphs [0014], [0060] and figures 1, 4.	1-21

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

29 July 2015 (29.07.2015)

Date of mailing of the international search report

29 July 2015 (29.07.2015)

Name and mailing address of the ISA/KR

International Application Division
Korean Intellectual Property Office
189 Cheongsu-ro, Seo-gu, Daejeon Metropolitan City, 302-701,
Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

CHOI, Sang Won

Telephone No. +82-42-481-8291



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/027182

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2005-0255610 A1	17/11/2005	JP 2004-020286 A	22/01/2004
		JP 4464033 B2	19/05/2010
		US 7209857 B2	24/04/2007
		WO 03-106925 A1	24/12/2003
US 2003-0186624 A1	02/10/2003	DE 10314212 A1	06/11/2003
		DE 10314212 B4	02/06/2010
		JP 2004-029735 A	29/01/2004
		JP 2004-029736 A	29/01/2004
		JP 2005-301304 A	27/10/2005
		JP 2006-011434 A	12/01/2006
		JP 2010-102356 A	06/05/2010
		JP 2011-215634 A	27/10/2011
		JP 4917156 B2	18/04/2012
		JP 5335864 B2	06/11/2013
		KR 10-0773187 B1	02/11/2007
		KR 10-0890853 B1	27/03/2009
		KR 10-2003-0078804 A	08/10/2003
		KR 10-2006-0034665 A	24/04/2006
		US 2005-0186691 A1	25/08/2005
US 6951502 B2	04/10/2005		
US 7455785 B2	25/11/2008		
US 2004-0185662 A1	23/09/2004	CN 100530586 C	19/08/2009
		CN 1510732 A	07/07/2004
		JP 2004-200600 A	15/07/2004
		JP 3769262 B2	19/04/2006
		TW 200425370 A	16/11/2004
		TW I282136 B	01/06/2007
		US 2007-0177126 A1	02/08/2007
		US 2007-0177127 A1	02/08/2007
		US 7230680 B2	12/06/2007
		US 7365830 B2	29/04/2008
		US 7474386 B2	06/01/2009
US 2005-0128456 A1	16/06/2005	EP 1253471 A2	30/10/2002
		EP 1253471 A3	02/11/2005
		JP 2003-031493 A	31/01/2003
		JP 4213907 B2	28/01/2009
		KR 10-0719975 B1	21/05/2007
		KR 10-2002-0092175 A	11/12/2002
		TW 541593 B	11/07/2003
		US 2002-0158185 A1	31/10/2002
		US 2006-0187436 A1	24/08/2006
		US 6859260 B2	22/02/2005
		US 7053984 B2	30/05/2006
US 7248336 B2	24/07/2007		
US 2004-0239905 A1	02/12/2004	CN 1542551 A	03/11/2004

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2015/027182

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		CN 1542551 B	25/08/2010
		EP 1457828 A2	15/09/2004
		EP 1457828 A3	22/04/2009
		JP 2004-343060 A	02/12/2004
		JP 4018653 B2	05/12/2007
		KR 10-0643226 B1	10/11/2006
		KR 10-2004-0081309A	21/09/2004
		SG 123601 A1	26/07/2006
		TW 200426533 A	01/12/2004
		TW I248561 B	01/02/2006
		US 7012672 B2	14/03/2006