



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 878 769 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
21.06.2000 Bulletin 2000/25

(51) Int Cl.7: **G06F 17/50**

(43) Date of publication A2:
18.11.1998 Bulletin 1998/47

(21) Application number: **98303748.2**

(22) Date of filing: **13.05.1998**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE**
Designated Extension States:
AL LT LV MK RO SI

• **Mukherjee, Rajarshi**
302, San Jose, California 95133 (US)
• **Takayama, Koichiro**
Tokyo 192-03 (JP)

(30) Priority: **16.05.1997 US 857916**


(71) Applicant: **FUJITSU LIMITED**
Kawasaki-shi, Kanagawa 211-8588 (JP)

(74) Representative: **Stebbing, Timothy Charles et al**
Haseltine Lake & Co.,
Imperial House,
15-19 Kingsway
London WC2B 6UD (GB)

(72) Inventors:
• **Jain, Jawahar**
164, Santa Clara, California 95051 (US)

(54) Method for verification of combinational circuits using a filtering oriented approach

(57) A set of filters are arranged in sequence for verification and analysis of digital circuit designs. The filters are either active filters, which are directly involved in verification of circuit designs (e.g., a Binary Decision Diagram (BDD)-based verifier or an automatic test pattern generation (ATPG)-based verifier), or passive filters, which gather information about the circuit or transform the circuit structure in order to simplify the verification problem (e.g., random pattern simulation or circuit partitioning). Given a pair of circuits to be verified, the filter approach first subjects the circuits to very simple, fast techniques having very low memory usage requirements. These steps are followed by a series of increasingly powerful methods that are more time consuming and often require more computer memory for their operation. In between the simpler active filters and the more sophisticated active filters, information about potential equivalent nodes in the circuits is collected and a decision is made as to whether to partition the circuits. The verification methodology is structured such that circuit designs that are easier to verify are never unnecessarily subjected to more expensive techniques. The method provides for a gradual increase in the sophistication of verification techniques applied, according to the difficulty of the verification problem.



EP 0 878 769 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 30 3748

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	BRYANT R E ET AL: "Verification of arithmetic circuits with Binary Moment Diagrams" 32ND DESIGN AUTOMATION CONFERENCE. PROCEEDINGS 1995 (IEEE CAT. NO.95CH35812), PROCEEDINGS OF 32ND DESIGN AUTOMATION CONFERENCE, SAN FRANCISCO, CA, USA, 12-16 JUNE 1995, pages 535-541, XP000546358 1995, New York, NY, USA, ACM, USA ISBN: 0-89791-725-1	1,2,14, 15	G06F17/50
A	* page 538, column 2, line 45 - page 539, column 2, line 30 * ---	23	
X	CHEN Y -A ET AL: "ACV: an arithmetic circuit verifier" 1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN. DIGEST OF TECHNICAL PAPERS (CAT. NO.96CB35991), PROCEEDINGS OF INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, SAN JOSE, CA, USA, 10-14 NOV. 1996, pages 361-365, XP000738433 1996, Los Alamitos, CA, USA, IEEE Comput. Soc. Press, USA ISBN: 0-8186-7597-7	1,2,14, 15	
A	* page 362, column 1, line 1 - page 363, column 1, line 28 * --- -/--	23	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 18 April 2000	Examiner Amann, R
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/92 (P04C01)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 30 3748

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X,P	MUKHERJEE R ET AL: "Efficient combinational verification using BDDs and a hash table" PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. CIRCUITS AND SYSTEMS IN THE INFORMATION AGE. ISCAS '97 (CAT. NO.97CH35987), PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS. CIRCUITS AND SYSTEMS IN TH. pages 1025-1028 vol.2, XP002120997 1997, New York, NY, USA, IEEE, USA ISBN: 0-7803-3583-X * the whole document *	1,2,14, 15,23-25	
A	MATSUNAGA Y: "An efficient equivalence checker for combinational circuits" 33RD DESIGN AUTOMATION CONFERENCE. PROCEEDINGS 1996 (IEEE CAT.NO.96CH35932), PROCEEDINGS OF 33RD DESIGN AUTOMATION CONFERENCE, LAS VEGAS, NV, USA, 3-7 JUNE 1996, pages 629-634, XP002120999 1996, New York, NY, USA, ACM, USA ISBN: 0-89791-779-0 * page 631, column 1, line 10 - page 633, column 2, line 15 * * page 629, column 2, line 21 - page 630, column 2, line 18 * --- -/--	3,4, 22-25	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
Place of search MUNICH		Date of completion of the search 18 April 2000	Examiner Amann, R
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C01)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 98 30 3748

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	JAIN J ET AL: "Formal verification of combinational circuits" PROCEEDINGS. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN (CAT. NO.97TB100095), PROCEEDINGS TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, HYDERABAD, INDIA, 4-7 JAN. 1997, pages 218-225, XP002120998 1997, Los Alamitos, CA, USA, IEEE Comput. Soc. Press, USA ISBN: 0-8186-7755-4 * the whole document *	3-13, 16-21, 23-25	TECHNICAL FIELDS SEARCHED (Int.Cl.6)
A	BERMAN C L ET AL: "Functional comparison of logic designs for VLSI circuits" 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN. DIGEST OF TECHNICAL PAPERS (CAT. NO.89CH2805-0), SANTA CLARA, CA, USA, 5-9 NOV. 1989, pages 456-459, XP000164206 1989, Los Alamitos, CA, USA, IEEE Comput. Soc. Press, USA ISBN: 0-8186-1986-4 * the whole document *	22	
A	CHANG S -C ET AL: "Technology mapping via transformations of function graphs" IEEE 1992 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS. ICCD '92 (CAT. NO.92CH3189-8), CAMBRIDGE, MA, USA, 11-14 OCT. 1992, pages 159-162, XP000344603 1992, Los Alamitos, CA, USA, IEEE Comput. Soc. Press, USA ISBN: 0-8186-3110-4 * page 159, column 2, line 17 - page 161, column 1, last line *	22	
A	EP 0 726 538 A (FUJITSU LTD) 14 August 1996 (1996-08-14) * column 1, line 1 - column 6, line 35 *	22	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 18 April 2000	Examiner Amann, R
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C01)

