(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: **21.06.2000 Bulletin 2000/25**

(51) Int Cl.7: **G06F 17/50**

(43) Date of publication A2: 18.11.1998 Bulletin 1998/47

(21) Application number: 98303748.2

(22) Date of filing: 13.05.1998

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 16.05.1997 US 857916

(71) Applicant: FUJITSU LIMITED
Kawasaki-shi, Kanagawa 211-8588 (JP)


(72) Inventors:

Jain, Jawahar
 164, Santa Clara, California 95051 (US)

- Mukherjee, Rajarshi
 302, San Jose, California 95133 (US)
- Takayama, Koichiro Tokyo 192-03 (JP)
- (74) Representative: Stebbing, Timothy Charles et al Haseltine Lake & Co., Imperial House,
 15-19 Kingsway London WC2B 6UD (GB)

(54) Method for verification of combinational circuits using a filtering oriented approach

A set of filters are arranged in sequence for verification and analysis of digital circuit designs. The filters are either active filters, which are directly involved in verification of circuit designs (e.g., a Binary Decision Diagram (BDD)-based verifier or an automatic test pattern generation (ATPG)-based verifier), or passive filters, which gather information about the circuit or transform the circuit structure in order to simplify the verification problem (e.g., random pattern simulation or circuit partitioning). Given a pair of circuits to be verified, the filter approach first subjects the circuits to very simple, fast techniques having very low memory usage requirements. These steps are followed by a series of increasingly powerful methods that are more time consuming and often require more computer memory for their operation. In between the simpler active filters and the more sophisticated active filters, information about potential equivalent nodes in the circuits is collected and a decision is made as to whether to partition the circuits. The verification methodology is structured such that circuit designs that are easier to verify are never unnecessarily subjected to more expensive techniques. The method provides for a gradual increase in the sophistication of verification techniques applied, according to the difficulty of the verification problem.





EUROPEAN SEARCH REPORT

Application Number EP 98 30 3748

Category	Citation of document with indicate of relevant passages	ion, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)		
X	BRYANT R E ET AL: "Ver arithmetic circuits with Diagrams" 32ND DESIGN AUTOMATION PROCEEDINGS 1995 (IEEE PROCEEDINGS OF 32ND DES CONFERENCE, SAN FRANCIS JUNE 1995, pages 535-54 1995, New York, NY, US/ 0-89791-725-1 * page 538, column 2,	th Binary Moment CONFERENCE. CAT. NO.95CH35812) SIGN AUTOMATION SCO, CA, USA, 12-16 41, XP000546358 A, ACM, USA ISBN:	1,2,14,	G06F17/50		
	column 2, line 30 *	- page 339,	23			
X	CHEN Y -A ET AL: "ACV circuit verifier" 1996 IEEE/ACM INTERNAT; COMPUTER-AIDED DESIGN. PAPERS (CAT. NO.96CB35; INTERNATIONAL CONFERENC DESIGN, SAN JOSE, CA, L 1996, pages 361-365, XI 1996, Los Alamitos, CA Soc. Press, USA ISBN: (* page 362, column 1, column 1, line 28 *	IONAL CONFERENCE ON DIGEST OF TECHNICAL 991), PROCEEDINGS OF TECHNICAL CONFERENCE ON COMPUTER AIDER JSA, 10-14 NOV. P000738433, USA, IEEE Comput. D-8186-7597-7 line 1 - page 363,	-	TECHNICAL FIELDS SEARCHED (Int.CI.6) G06F		
		-/				
	The present search report has been of			Francisco		
	MUNICH	Date of completion of the search 18 April 2000	Ama	Examiner		
X : part Y : part docu	ATEGORY OF CITED DOCUMENTS icularly relevant if taken alone icularly relevant if combined with another ument of the same category inological background	T : theory or princi E : earlier patent d after the filing o D : document cited L : document cited	ole underlying the ocument, but puble ate I in the application for other reasons	invention ished on, or		
A : technological background O : non-written disclosure P : intermediate document			& : member of the same patent family, corresponding document			



EUROPEAN SEARCH REPORT

Application Number EP 98 30 3748

Category	Citation of document with indication of relevant passages	n, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X,P	MUKHERJEE R ET AL: "Eff combinational verificati a hash table" PROCEEDINGS OF 1997 IEEE SYMPOSIUM ON CIRCUITS AN CIRCUITS AND SYSTEMS IN AGE. ISCAS '97 (CAT. NO. PROCEEDINGS OF 1997 IEEE SYMPOSIUM ON CIRCUITS AN CIRCUITS AND SYSTEMS IN 1025-1028 vol.2, XP00212 1997, New York, NY, USA, 0-7803-3583-X * the whole document *	E INTERNATIONAL ND SYSTEMS. THE INFORMATION 97CH35987), E INTERNATIONAL ND SYSTEMS. TH, pages	1,2,14, 15,23-25	
Α	MATSUNAGA Y: "An efficionecker for combinational 33RD DESIGN AUTOMATION OF PROCEEDINGS 1996 (IEEE OF PROCEEDINGS OF 33RD DESICONFERENCE, LAS VEGAS, N. 1996, pages 629-634, XPO 1996, New York, NY, USA, 0-89791-779-0 * page 631, column 1, licolumn 2, line 15 * * page 629, column 2, line 18 *	al circuits" CONFERENCE. CAT.NO.96CH35932), GN AUTOMATION NV, USA, 3-7 JUNE 002120999 ACM, USA ISBN:	3,4, 22-25	TECHNICAL FIELDS SEARCHED (Int.Cl.6)
C.	The present search report has been dra Place of search MUNICH ATEGORY OF CITED DOCUMENTS	Date of completion of the search 18 April 2000 T: theory or princip	le underlying the in	Examiner in , R vention
X : parti Y : parti docu A : tech	icularly relevant if taken alone icularly relevant if combined with another iment of the same category nological background —written disclosure	E : earlier patent do after the filing da D : document cited L : document cited (cument, but publis ite in the application or other reasons	hed on, or



EUROPEAN SEARCH REPORT

Application Number EP 98 30 3748

Category	Citation of document with indicat of relevant passages	ion, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)	
Α	JAIN J ET AL: "Formal combinational circuits' PROCEEDINGS. TENTH INTI CONFERENCE ON VLSI DES: NO.97TB100095), PROCEEI INTERNATIONAL CONFERENCHYDERABAD, INDIA, 4-7, 218-225, XP002120998 1997, Los Alamitos, CA Soc. Press, USA ISBN: (* the whole document **	"ERNATIONAL IGN (CAT. DINGS TENTH CE ON VLSI DESIGN, JAN. 1997, pages , USA, IEEE Comput. D-8186-7755-4	3-13, 16-21, 23-25		
Α	BERMAN C L ET AL: "Fur of logic designs for VI 1989 IEEE INTERNATIONAL COMPUTER-AIDED DESIGN. PAPERS (CAT. NO.89CH280 CA, USA, 5-9 NOV. 1989 XP000164206 1989, Los Alamitos, CA Soc. Press, USA ISBN: 0	LSI circuits" L CONFERENCE ON DIGEST OF TECHNICAL D5-0), SANTA CLARA, , pages 456-459, , USA, IEEE Comput.	22	TECHNICAL FIELDS	
:	* the whole document *	_		SEARCHED (Int.Cl.6)	
А	CHANG S -C ET AL: "Technology mapping via transformations of function graphs" IEEE 1992 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS. ICCD '92 (CAT. NO.92CH3189-8), CAMBRIDGE, MA, USA, 11-14 OCT. 1992, pages 159-162, XP000344603 1992, Los Alamitos, CA, USA, IEEE Comput. Soc. Press, USA ISBN: 0-8186-3110-4 * page 159, column 2, line 17 - page 161, column 1, last line *		22		
A	EP 0 726 538 A (FUJITSU LTD) 14 August 1996 (1996-08-14) * column 1, line 1 - column 6, line 35 *		22		
	The present search report has been	drawn up for all claims			
	Place of search	Date of completion of the search		Examiner	
	MUNICH	18 April 2000	Amaı	nn, R	
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category		T : theory or principle E : earlier patent doc after the filing date D : document cited in L : document cited fo	ument, but publis e n the application r other reasons	shed on, or	
A : technological background O : non-written disclosure P : intermediate document			& : member of the same patent family, corresponding document		

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 98 30 3748

This annex lists the patent family members relating to the patent documents cited in the above–mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

18-04-2000

cited in search rep	port	date		member(s)	Publication date
EP 0726538	A 	14-08-1996	US JP	5649165 A 9022419 A	15-07-199 21-01-199
	EP 0726538		EP 0726538 A 14-08-1996	EP 0726538 A 14-08-1996 US JP	cited in search report date member(s) EP 0726538 A 14-08-1996 US 5649165 A