

(51) International Patent Classification:
H03M 3/00 (2006.01)(21) International Application Number:
PCT/US2014/042069(22) International Filing Date:
12 June 2014 (12.06.2014)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
61/834,207 12 June 2013 (12.06.2013) US
14/301,948 11 June 2014 (11.06.2014) US

(71) Applicant: MICROCHIP TECHNOLOGY INCORPORATED [US/US]; 2355 West Chandler Blvd., Chandler, AZ 85224-6199 (US).

(72) Inventors: QUIQUEMPOIX, Vincent; 428 Rue de la Tuiliere, F-01220 Divonne Les Bains (FR). VAUCHER, Fabien; Chemin de la Vulliette 29g CH-100, Lausanne 25 (CH).

(74) Agents: SLAYDEN, Bruce, W., II et al.; King & Spalding LLP, 401 Congress Ave., Suite 3200, Austin, TX 78701 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,

BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

- as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))
- as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- with international search report (Art. 21(3))

[Continued on next page]

(54) Title: QUANTIZATION NOISE COUPLING DELTA SIGMA ADC WITH A DELAY IN THE MAIN DAC FEEDBACK




FIGURE 3

(57) Abstract: A delta-sigma modulator has a first summing point subtracting a first feedback signal from an input signal and forwarding a result to a transfer function, a second summing point adding an output signal from said transfer function to the input signal and subtracting a second feedback signal, a first integrator receiving an output signal from the second summing point, a quantizer receiving an output signal from the integrator and generating an output bitstream, and a digital-to-analog converter receiving the bitstream, wherein the first and second feedback signal are the output signal from said digital-to-analog converter delayed by a one sample delay.



-
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))*

QUANTIZATION NOISE COUPLING DELTA SIGMA ADC WITH A DELAY IN THE MAIN DAC FEEDBACK

RELATED PATENT APPLICATION

This application claims priority to commonly owned United States Provisional Patent Application Number 61/834,207; filed June 12, 2013; and is hereby incorporated by reference herein for all purposes.

TECHNICAL FIELD

The present disclosure relates to delta sigma modulators, in particular to quantization noise coupling delta sigma ADC's.

BACKGROUND

In the IEEE JSSC paper reference (K. Lee, M.R. Miller and G.C. Temes, "An 8.1mW, 82dB Delta-Sigma ADC with 1.9 MHz BW and -98 dB THD," IEEE J. Solid State Circuits, vol.44, no.8, pp.2202-2211, Aug. 2009), a delta sigma analog-to-digital converter (ADC) with quantization noise coupling (QNC) is presented. The quantization noise coupling is a transposition on the analog domain of the truncation error feedback largely used in the digital domain. The idea is that the quantization noise error made by the quantizer of the ADC is memorized and fed back to the quantizer input so that this error is integrated in the next samples processing. Fig. 1 shows block diagrams of respective examples of how this can be done. For example, Fig. 1 shows that the difference between the analog sample and the actually converted digital sample is processed by subtracting the respective values and storing them for the next sample where this error is subtracted from the input value. This results in a transportation to the analog domain of the truncation error feedback used in digital filtering. Thus, the quantization error is stored in memory to not lose any information and to make sure that this information is properly integrated at the next sample. This furthermore implies a noise shaping of the quantization noise and therefore implies a better signal to quantization noise ratio (SNQR). This leads to a much better signal to quantization noise ratio because the error that is made by the quantizer is not lost at each sample, but is reintegrated to the signal to quantize at each sample. Table 1 shows the difference between a conventional sigma delta ADC and an improved sigma delta ADC using quantization noise coupling (QNC) depending on a selected oversampling rate (OSR).

Table 1

OSR (oversampling rate)	16	32	64	128	256	512
SNQR (2 nd order single loop with 5 level DAC)	59dB	74dB	89dB	102dB	112dB	128dB
SNQR (2 nd order single loop with 5 level DAC with QNC, same loop coefficients)	64dB	81dB	96dB	112dB	126dB	140dB

The implementation of this quantization noise coupling is described in the aforementioned reference article and uses a feed forward summation amplifier (a feed forward summation amplifier is often used in delta-sigma ADC to provide low distortion transfer functions). By adding multiple capacitors in ping pong on the feedback of the amplifier and by adding phases to control these capacitors, the quantization error feedback is realized. This implementation needs additional capacitors and control phases and an additional digital-to-analog converter (DAC) with an additional delay for the signals at the input of this additional DAC (See Figure II of the reference article).

This implementation may be cumbersome and not adapted to a DAC implementation that requires two phases to process the DAC output (like the 5-level DAC described in commonly owned US Pat. No. 7,102,558, which is hereby incorporated in its entirety by reference herein for all purposes). Fig. 8 shows a circuit diagram of the DAC related portion and integrator according to US 7,102,558 which is capable of generating five different voltage levels. As shown in Fig. 8, depicted is a schematic circuit diagram of capacitor switching arrays and a differential amplifier for a five level feed-back digital-to-analog converter (DAC). The five-level feed-back DAC, generally represented by the numeral 100, comprises a switching sequence that generates five equally spaced charge quantities during two phases (precharge+transfer) of a differential charge transfer. Thus, the five equally distributed charge levels may be $C \cdot V_{REF}$, $C \cdot V_{REF}/2$, 0, $-C \cdot V_{REF}/2$ and $-C \cdot V_{REF}$. The reference voltage ($V_{REF} = V_{REFP} - V_{REFM}$) charging circuit is generally represented by the numeral 102 and comprises transfer reference capacitors 132a and 132b, and switches 112, 114 and 116. The remainder of the specific exemplary embodiment comprises voltage input capacitors 130a and 130b, switches 104, 106, 108 and 110, and differential operational

amplifier 150 having feed-back sampling capacitors 134a and 134b. Switches 108a and 108b may relate to common mode operation, and switch 108c may relate to differential signal operation.

VREFP and VREFM represent voltages at the differential reference input terminals. The reference voltage $VREF = VREFP - VREFM$. VINP and VINM represent voltages at the differential input signal terminals. The input signal voltage $VIN = VINP - VINM$. The transfer reference capacitors 132a and 132b may be equal to $C/2$. The input sampling capacitors 130a and 130b may be equal to $A \cdot C/2$. The feed-back capacitors 134a and 134b may be equal to C . The input voltage is: $VIN = VINP - VINM$, and the output voltage is: $VOUT = VOUTP - VOUTM$. The gain of the circuit shown is A .

Switching sequences for these five levels are shown in Figs. 9a-9e. The switching sequences of the switches 104-116 used to obtain the five equally distributed charge levels $C \cdot VREF$, $C \cdot VREF/2$, 0 , $-C \cdot VREF/2$ and $-C \cdot VREF$ of the specific exemplary circuit illustrated in FIG. 8. A "1" logic level depicts the respective switches in the closed position and a "0" logic level depicts the respective switches in the open position. FIGS. 9a-9e further illustrate the non-overlapping delays between the switches 104-116 in order to prevent a short between inputs and to ensure that the switches connected to the summing node always open first. The switches 104-116 are all open (off-logic 0) between time 202 and time 204. Time 202 signifies the end of the charging phase of the transfer reference capacitors 132a and 132b, and the sampled VIN charge on the input capacitors 130a and 130b. Time 204 signifies the beginning of the transfer phase of the charge on the transfer reference capacitors 132a and 132b.

Fig. 2 shows a single ended implementation according to the above mentioned article for a better readability. However, the actual implementation would be fully differential. As can be seen, this implementation needs an additional digital-to-analog converter (DAC), additional delayed signals for the DAC input and a complex ping-pong feedback capacitor network in the summing amplifier which as mentioned is cumbersome to implement as it needs additional phases as well as many additional switches in the feedback of the operational amplifier. Fig. 2 shows that the phases are split between odd and even phases.

In this conventional embodiment as shown in the circuit diagram and associated table in Fig. 2, the quantization happens at the end of phase P1, the quantization feedback DAC

samples in the next phase P1 and transfers in the next phase P2, with one sample delay, whereas the main DAC samples in phase P2 of the same sample and transfers in phase P1 of the next one, with no delay. Hence, this conventional concept requires a complex implementation which is undesirable.

SUMMARY

Therefore a need exists for a simpler implementation of the quantization noise coupling, at the expense of slightly modifying the signal transfer function of which the modification is very minor if a large oversampling ratio (OSR) is used in the Delta-Sigma ADC.

According to an embodiment, a delta-sigma modulator may comprise a first summing point subtracting a first feedback signal from an input signal and forwarding a result to a transfer function, a second summing point adding an output signal from the transfer function to the input signal and subtracting a second feedback signal, a first integrator receiving an output signal from the second summing point, a quantizer receiving an output signal from the integrator and generating an output bitstream, and a digital-to-analog converter receiving the bitstream, wherein the first and second feedback signal are the output signal from the digital-to-analog converter delayed by a one sample delay.

According to a further embodiment of the delta-sigma modulator, the delta-sigma modulator may operate with a charge phase and a transfer phase and quantization is performed in the transfer phase. According to a further embodiment of the delta-sigma modulator, the digital-to-analog converter (DAC) can be implemented by two charge-transfer DACs each configured to delay a generated analog feedback signal by one sample. According to a further embodiment of the delta-sigma modulator, the delta-sigma modulator can be oversampled. According to a further embodiment of the delta-sigma modulator, the delta-sigma modulator can be an n-th order, multi-loop or multi-bit modulator. According to a further embodiment of the delta-sigma modulator, the transfer function can be provided by a second integrator generating an output signal fed to a first amplifier to via a second amplifier to a third integrator, wherein the output signal of the third integrator is amplified by a third amplifier whose output signal is added to the output signal of the first amplifier. According to a further embodiment of the delta-sigma modulator, the quantizer can be a n-level multi-bit variable resolution quantizer. According to a further embodiment of the delta-sigma modulator, a charge phase may be non-overlapping with a following transfer phase.

According to a further embodiment of the delta-sigma modulator, the delta-sigma modulator may further comprise a latch signal generated at the end of the transfer phase and used to latch a signal for the quantizer. According to a further embodiment of the delta-sigma modulator, a summing point can be implemented by a node connected with a first terminal of at least a first capacitor and a second capacitor, wherein the second terminals of the first and second capacitor receive charges to be added via respective switches. According to a further embodiment of the delta-sigma modulator, the digital-to-analog converter (DAC) can be a single voltage DAC followed by a one sample delay, wherein an output of the one-sample delay is coupled with the first and second summing point.

According to another embodiment, a method for operating a delta-sigma modulator may comprise: subtracting a first feedback signal from an input signal and forwarding a result to a transfer function, adding an output signal from the transfer function to the input signal and subtracting a second feedback signal and integrating a resulting output signal, quantizing the integrated signal and generating an output bitstream, and converting the bitstream into an analog signal and delaying the analog signal by a one sample delay to provide the first and second feedback signal.

According to a further embodiment of the method, the method can be performed with a charge phase and a transfer phase and quantization is performed in the transfer phase. According to a further embodiment of the method, a digital-to-analog conversion can be implemented by two charge-transfer digital-to-analog converters (DAC) each configured to delay a generated analog feedback signal by one sample. According to a further embodiment of the method, the delta-sigma modulator can be oversampled. According to a further embodiment of the method, the quantizer can be a n-level multi-bit variable resolution quantizer. According to a further embodiment of the method, the transfer function can be provided by a second integrator generating an output signal fed to a first amplifier to via a second amplifier to a third integrator, wherein the output signal of the third integrator is amplified by a third amplifier whose output signal is added to the output signal of the first amplifier. According to a further embodiment of the method, the step of quantizing can be performed by a n-level multi-bit variable resolution quantizer. According to a further embodiment of the method, a charge phase may be non-overlapping with a following transfer phase. According to a further embodiment of the method, the method may further comprise a

latch signal generated at the end of the transfer phase and used to latch a signal for the quantizer. According to a further embodiment of the method, the step of adding may be implemented by a node connected with a first terminal of at least a first capacitor and a second capacitor, wherein the second terminals of the first and second capacitor receive charges to be added via respective switches. According to a further embodiment of the method, converting the bitstream may be performed by a single voltage DAC followed by a one sample delay, wherein an output of the one-sample delay is coupled with the first and second summing point.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the present disclosure may be acquired by referring to the following description taken in conjunction with the accompanying drawings wherein:

Figure 1 illustrates a schematic block diagram of a conventional sigma delta ADC using QNC,

Figure 2 illustrates an example of an implementation of a sigma delta ADC according to Fig. 1;

Figure 3 illustrates a schematic block diagram of a delta-sigma ADC according to various embodiments of this disclosure;

Figures 4a and b illustrates another schematic block diagram of a delta-sigma ADC according to various embodiments of this disclosure;

Figure 5 illustrates an implementation with respect to the block diagram of Fig. 4b.

Figure 6 shows the transfer function of a sigma delta ADC using QNC according to various embodiments of this disclosure;

Figure 7 shows a transfer function zoom of the bandwidth of interest;

Figure 8 shows a conventional 5-level DAC; and

Figures 9a-e show possible switching sequences for the circuit shown in Fig. 8.

DETAILED DESCRIPTION

Referring now to the drawings, in particular Figs. 3 and 4a and b, block diagrams of example embodiments are schematically illustrated. Like elements in the drawings will be represented by like numbers.

According to various embodiments, a delta-sigma ADC implementation can be provided using quantization noise coupling as shown in Fig. 3. The input signal is fed to a first and second summing point 310 and 330. The output of the first summing point 310 is forwarded to a transfer function 320 whose output is added to the input signal by the second summing point 330. The output of the second summing point 330 is integrated by integrator 340 whose output is fed to an analog-to-digital converter 350 (ADC). The ADC 350 provides the output bit stream which is fed back to digital-to-analog converter 360 (DAC). The output of DAC 360 is fed through a first delay element 370 with a negative sign (subtraction) to the second summing point 330 and a second delay element 380 with a negative sign (subtraction) to the first summing point 310.

The implementation is simplified by adding the second delay 380 in the main feedback DAC signal path. This delay 380 can be realized according to one embodiment by performing the quantization during the phase P2. Hence, the quantization happens at the end of P2 during the feed-forward (FF) phase, and by applying the DAC signals at the next phases P1 and P2. Contrary to this concept, in the article mentioned above, in a conventional system the quantization happens in phase P1 and the main DAC gives its output in phase P2, in other words the DAC samples in phase P2.

As shown in Fig. 3, only a single DAC 360 is necessary when the DACs generate a voltage. However, as most common, when charge transfer DACs are used, generally separate DACs for each path are necessary, one (main feedback DAC) for the first summing point 310 and one (quantization error feedback DAC) for the second summing point 330. Fig. 4a and b show block diagrams of such an implementation using charge transfer DACs.

The figures 4a and 4b are showing an embodiment of the implementation according to some embodiments in the case of a second order single loop modulator using a cascade of integrators in a feed forward (CIFF) topology. Many other topologies can be used for implementation and this disclosure is not limited by this exemplary embodiment. The quantizer is also not limited to any specific embodiment such as a 5-level quantizer.

As shown in the exemplary embodiment of Figs. 4a, b, the analog input signal is fed through an amplifier/driver 405 having a coefficient K to a driver 410 having a coefficient $b1$ and an amplifier/driver 435 having a coefficient $b3$. The coefficients of the various amplifiers/drivers provide a factor by which an input signal is multiplied which can be greater, equal or smaller than 1. The output of driver 410 is forwarded to adder 415 whose output feeds integrator 420. The output signal $x1$ of integrator 420 is forwarded to amplifier/driver 425 with coefficient $c2$ and amplifier/driver 445 with coefficient $a1$. The output of driver 425 is fed to integrator 430 whose output signal $x2$ is fed to amplifier/driver 440 having coefficient $a2$. The outputs of amplifiers/drivers 435, 440 and 445 are summed up by adder 450 whose output carrying signal y feeds a quantizer 455. The quantizer 455 can be implemented any way, for example but not limited to a multi-bit quantizer. In particular, as shown in Figs. 4a and 4b, a multi-bit variable resolution quantizer can be used. Such a quantizer can provide for a variable resolution, for example 2, 3, or 5 different levels depending on a control signal. The control signal can, for example, be provided by a quasi-random sequence generator to provide automatic dithering as known from US Patent US 7,961,126 assigned to Applicant and hereby incorporated by reference. However, other quantizer may be used according to various embodiments.

The output of quantizer 455 provides the bitstream which is then forwarded to the digital decimation filter (not shown). Furthermore, when the QNC is not activated, as shown in Fig. 4a, the signal is fed back to multi-bit DAC 460 whose output is connected with amplifier/driver 465 having coefficient $c1$ whose output signal is subtracted from the output signal of driver 410.

Fig. 4b shows the same structure with QNC activated. Now, the digital output signal of quantizer 455 is fed to quantization error feedback DAC 480 in addition to main feedback DAC 460. An additional summing point 470 is provided that receives the output signal from summing point 450 and the output signal of multi-bit DAC 480. The output signal of adder 470 is then integrated by integrator 475 which now produces output signal y that is again forwarded to quantizer 455.

This delay that has been added helps in such an implementation as shown in Fig. 4b because, the quantization error feedback DAC 480 can use the same exact inputs as the main feedback DAC 460, so no additional delay is needed between the two DACs that may be

necessary otherwise. The other simplification is that the feed forward (FF) amplifier can be used in a very simple integrator stage configuration as shown for example in Fig. 5.

Fig. 5 represents the summing junction of all the feed forward (FF) paths in a differential implementation. The feed forward path include the outputs of drivers 435, 440 and 445 with coefficients b_3 , a_2 , and a_1 , here represented by the differential signals V_{inP} , V_{inN} , x_{1P} , x_{1N} , x_{2P} , x_{2N} . Capacitor 526 receives the signal V_{inN} or the common mode signal V_{CM} through switches 502 or 514, respectively. Similarly, capacitor 528, switches 504 and 516 are provided for signal x_{1N} ; capacitor 530, switches 506 and 518 for signal x_{2N} ; capacitor 540, switches 508 and 520 for signal x_{2P} ; capacitor 542, switches 510 and 522 for signal x_{1P} ; and capacitor 544, switches 512 and 524 for signal V_{inP} . The summing point is represented by the nodes that connect capacitors 526, 528, 530, 546, 548, 540, 542, 544, respectively through switches 550 and 552 with the integrator.

The integrator 475 is implemented by opamp 570 and capacitors 560 and 562 and switches 554, 556, and 558 for the negative branch and switches 564, 566, and 568 for the positive branch. The second charge transfer multi bit DAC 480 is formed by the unit 580 which comprises a set of input switches for the DAC 480 and receiving the bitstream and reference voltages V_{REFP} and V_{REFN} and the sampling caps 546, 548 for the DAC 480. The implementation of unit 580 can be, for example, similar to the one shown with unit 102 in figure 8. Switches 526 and 528 may couple the summing nodes with the common mode voltage V_{CM} .

The output OP , OM of the schematic shown in Fig. 5 is the node y as shown in the diagrams of Fig. 4b, which is then forwarded to the multi bit quantizer 455. The direct FF path in Figs. 4a and 4b is the path where b_3 represents the gain, which comes from the input of the Sigma delta modulator. The first integrator 420 output is x_1 represented by the differential signal x_{1P} , x_{1N} , the second integrator 430 output is x_2 represented by the differential signal x_{2P} , x_{2N} .

As mentioned above, this implementation uses two DACs 460 and 480, both receiving the same input and working synchronously. The two DACs 460 and 480 are needed because the DACs transfer charges at two different spots according to this specific implementation. However, other embodiments may only require a single voltage DAC.

The circuit shown in Fig. 5 is controlled by two phases P1 and P2 as typical for a charge transfer system. In the lower right of Fig. 5 the exemplary control signals P1, P2, and FF are shown. The following table shows which signal P1 or P2 controls which switch, wherein P1d and P2d represent switching signals that correspond to signals P1 and P2, but are slightly delayed to avoid charge injection issues. FF is the latch phase for the quantizer (which is not shown in Fig 5) and happens at the end of P2. Furthermore, respective reset signals “reset” control the switches 554 and 568 in the operational amplifier feedback path and the switches 556,558,564,568 with the reset logic inverted signal “reset_n” as known in the art. As mentioned above, the output is sampled by the quantizer ADC in P2 and not in P1, thus, quantization happens in P2. P1 is the hold phase for the integrator. It holds the memory of the previous sample, thus, it holds the quantization error and DAC feedback. P2 transfers the new sample data. After quantization in the FF phase, the DAC input is latched. During the next P1 the DAC, which for example can be a 5-level DAC as disclosed in US7102558, e.g. also shown in Fig. 8 with reference numeral 102, samples the reference voltage VrefP, VrefN or common mode voltage VCM=0, and in the next P2 the DAC resamples another reference voltage or 0 and transfers the difference of the two phases on the feedback capacitors 560, 562. Common mode voltage may not be equal to 0 according to some embodiments, but gives a zero charge transfer differentially. It shorts both caps on the N and P side. This induces a delay of one sample in the processing of the DAC input. The QNC is performed without modifying anything in the DAC and with a simple integrator stage. No coefficient in the loop has to be modified.

The reset switches, if enabled during P1 can also easily disable the integrator configuration and erase the memory between each sample. This combined with a constant 0 input on the DAC (that can be easily implemented in combinatorial logic at the DAC digital input) can completely disable the QNC configuration and easily enable toggling between QNC on and QNC off implementations if required (for example toggling between figure 4a and 4b).

Table 2

Switch	Control Signal
502, 504, 506, 508, 510, 512	P2d
514, 516, 518, 520, 522, 524,	P1d
526, 528	P1
550, 552	P2
556, 558, 564, 566	reset_n
554, 568	reset

According to another embodiment, if the VCM signal is replaced by x1P for switch 516, by x1N for switch 522, by x2P for switch 518, by x2P for switch 520, by VinM for switch 524, by VinP for switch 514, then a double sampling can be realized in each branch, resulting in a possible improvement of the signal to noise ratio for the feed forward block. The double sampling scheme can also reduce the capacitors by a factor of two. This is applicable here since the block is an integrator stage and it can include all the known improvements in integrator stages such as double sampling to improve its signal to noise ratio.

There is no more the need of additional feedback capacitors and complex ping pong configuration. There is only one simple feedback capacitor (capacitors 560, 562) and a standard integrator stage 475 where sampling is done in phase P1 and transfer to the feedback capacitors 560, 562 is done in phase P2 as will become evident with the exemplary implementation shown in Fig. 5. This is made possible as mentioned above because the quantization is done during phase P2. In phase P2, the quantization is performed, which gives the input of the two DACs (the main feedback DAC 460 and the quantization error DAC 480). At the next phase P1, a new input signal is sampled by the feed forward summer 470 (in an integrator configuration) and the DAC gives its first output in the same P1 phase. In phase P2, the DAC gives its second output (it needs two phases to process the input) and at the same time, the input is transferred to the feedback capacitor 560, 562. The DAC has naturally a delay of one sample due to the way it is processed here (it has an input latched at

the end of P2 and it takes the next P1 and P2 to process the input which gives a one sample delay). So naturally here, the necessary delay needed for the truncation/quantization error feedback is realized without adding additional capacitors and phases which leads to a much more simple architecture while keeping the benefit of the quantization noise coupling.

This simpler implementation can be used as long as a feed forward (FF) path is present in the system, to allow the feed forward summer to be in a simple integrator configuration, and requires the quantization to be done at the end of phase P2. It is very useful because it is compatible with charge transfer DACs that have two phases sampling and transferring. The small drawback is that it adds a delay compared to the reference article in the main DAC feedback and thus it modifies the transfer function. However, for large enough oversampling rates (OSR), or small enough bandwidths, this modification can be neglected (if the added delay is small, or if the sample frequency is large compared to the bandwidth of interest which is usually the case in an oversampling converter) and gives very minor perturbation of the output spectrum (in the order of less than 0.01 dB in the current implementation with a second order single loop modulator with an OSR of 256).

Fig. 6 shows the signal transfer function for a sigma delta ADC as shown in Figs. 3 and 4b with QNC implementation for a typical 2nd order single loop modulator. The single transfer function=1 in the classical case. Fig. 7 shows the transfer function zoom, bandwidth of interest for OSR=256, the deviation is less than 0.0002dB.

In summary, a better SNQR can be achieved for delta-sigma modulators without adding significant circuitry. For example, according to one embodiment only an additional DAC and its switches are required and no active circuitry. Furthermore, the implementation is simplified compared to conventional delta-sigma modulators.

While embodiments of this disclosure have been depicted, described, and are defined by reference to example embodiments of the disclosure, such references do not imply a limitation on the disclosure, and no such limitation is to be inferred. The subject matter disclosed is capable of considerable modification, alteration, and equivalents in form and function, as will occur to those ordinarily skilled in the pertinent art and having the benefit of this disclosure. The depicted and described embodiments of this disclosure are examples only, and are not exhaustive of the scope of the disclosure.

CLAIMS

What is claimed is:

1. A delta-sigma modulator comprising:

a first summing point subtracting a first feedback signal from an input signal and forwarding a result to a transfer function;

a second summing point adding an output signal from said transfer function to said input signal and subtracting a second feedback signal;

a first integrator receiving an output signal from said second summing point;

a quantizer receiving an output signal from said integrator and generating an output bitstream;

a digital-to-analog converter receiving said bitstream, wherein the first and second feedback signal are the output signal from said digital-to-analog converter delayed by a one sample delay.

2. The delta-sigma modulator according to claim 1, wherein the delta-sigma modulator operates with a charge phase and a transfer phase and quantization is performed in the transfer phase.

3. The delta-sigma modulator according to claim 2, wherein the digital-to-analog converter (DAC) is implemented by two charge-transfer DACs each configured to delay a generated analog feedback signal by one sample.

4. The delta-sigma modulator according to claim 1, wherein the delta-sigma modulator is oversampled.

5. The delta-sigma modulator according to claim 1, wherein the delta-sigma modulator is an n-th order, multi-loop or multi-bit modulator.

6. The delta-sigma modulator according to claim 5, wherein the transfer function is provided by a second integrator generating an output signal fed to a first amplifier to via a second amplifier to a third integrator, wherein the output signal of the third integrator is amplified by a third amplifier whose output signal is added to the output signal of the first amplifier.

7. The delta-sigma modulator according to claim 1, wherein the quantizer is a n-level multi-bit variable resolution quantizer.

8. The delta-sigma modulator according to claim 3, wherein a charge phase is non-overlapping with a following transfer phase.

9. The delta-sigma modulator according to claim 9, further comprising a latch signal generated at the end of the transfer phase and used to latch a signal for the quantizer.

10. The delta-sigma modulator according to claim 5, wherein a summing point is implemented by a node connected with a first terminal of at least a first capacitor and a second capacitor, wherein the second terminals of the first and second capacitor receive charges to be added via respective switches.

11. The delta-sigma modulator according to claim 1, wherein the digital-to-analog converter (DAC) is a single voltage DAC followed by a one sample delay, wherein an output of the one-sample delay is coupled with the first and second summing point.

12. A method for operating a delta-sigma modulator comprising:

subtracting a first feedback signal from an input signal and forwarding a result to a transfer function;

adding an output signal from said transfer function to said input signal and subtracting a second feedback signal and integrating a resulting output signal;

quantizing the integrated signal and generating an output bitstream;

converting said bitstream into an analog signal and delaying the analog signal by a one sample delay to provide the first and second feedback signal.

13. The method according to claim 12, wherein the method is performed with a charge phase and a transfer phase and quantization is performed in the transfer phase.

14. The method according to claim 13, wherein a digital-to-analog conversion is implemented by two charge-transfer digital-to-analog converters (DAC) each configured to delay a generated analog feedback signal by one sample.

15. The method according to claim 12, wherein the delta-sigma modulator is oversampled.

16. The method according to claim 14, wherein the quantizer is a n-level multi-bit variable resolution quantizer.

17. The method according to claim 16, wherein the transfer function is provided by a second integrator generating an output signal fed to a first amplifier to via a second amplifier to a third integrator, wherein the output signal of the third integrator is amplified by a third amplifier whose output signal is added to the output signal of the first amplifier.

18. The method according to claim 12, wherein the step of quantizing is performed by a n-level multi-bit variable resolution quantizer.

19. The method according to claim 14, wherein a charge phase is non-overlapping with a following transfer phase.

20. The method according to claim 19, further comprising a latch signal generated at the end of the transfer phase and used to latch a signal for the quantizer.

21. The method according to claim 17, wherein the step of adding is implemented by a node connected with a first terminal of at least a first capacitor and a second capacitor, wherein the second terminals of the first and second capacitor receive charges to be added via respective switches.

22. The method according to claim 12, wherein converting said bitstream is performed by a single voltage DAC followed by a one sample delay, wherein an output of the one-sample delay is coupled with the first and second summing point.




FIGURE 1
(Prior Technology)




FIGURE 3




FIGURE 4a




FIGURE 4b




FIGURE 5




FIGURE 6




FIGURE 7




FIGURE 8




FIGURE 9c

FIGURE 9b

FIGURE 9a




FIGURE 9d

FIGURE 9e

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2014/042069

A. CLASSIFICATION OF SUBJECT MATTER

INV. H03M3/00

ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H03M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data, COMPENDEX, INSPEC, IBM-TDB

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	NGUYEN K ET AL: "A 105dB SNR multibit .Sigma. .Delta. ADC for digital audio applications", PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE. (CICC 2001). SAN DIEGO, CA, MAY 6 - 9, 2001; [IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE.CICC], NEW YORK, NY : IEEE, US, vol. CONF. 23, 6 May 2001 (2001-05-06), pages 27-30, XP010546841, DOI: 10.1109/CICC.2001.929717 ISBN: 978-0-7803-6591-9 section II; figure 2 ----- -/--	1-22



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

7 October 2014

Date of mailing of the international search report

15/10/2014

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Galardi, Leonardo

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2014/042069

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	ALDO PENA-PEREZ ET AL: "A 88-dB DR, 84-dB SNDR Very Low-Power Single Op-Amp Third-Order $\Sigma\Delta$ Modulator", IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE SERVICE CENTER, PISCATAWAY, NJ, USA, vol. 47, no. 9, 1 September 2012 (2012-09-01), pages 2107-2118, XP011457919, ISSN: 0018-9200, DOI: 10.1109/JSSC.2012.2199669 figures 3,6 -----	1-22
X	WO 2012/100105 A1 (MEDIATEK SINGAPORE PTE LTD [SG]; ASHBURN JR MICHAEL A [US]; GEALOW JEF) 26 July 2012 (2012-07-26) paragraph [0066]; figure 7 -----	1-22
X	US 2005/285763 A1 (NGUYEN KHIEM [US] ET AL) 29 December 2005 (2005-12-29) figure 4 -----	1-22

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2014/042069

Patent document cited in search report	Publication date	Patent family member(s)	Publication date	
WO 2012100105	A1	26-07-2012	CN 103329442 A	25-09-2013
			DE 112012000519 T5	31-10-2013
			TW 201246805 A	16-11-2012
			US 2013021183 A1	24-01-2013
			WO 2012100105 A1	26-07-2012

US 2005285763	A1	29-12-2005	AT 415013 T	15-12-2008
			CN 1977458 A	06-06-2007
			EP 1766782 A1	28-03-2007
			JP 4564058 B2	20-10-2010
			JP 4777455 B2	21-09-2011
			JP 2008505534 A	21-02-2008
			JP 2010063180 A	18-03-2010
			US 2005285763 A1	29-12-2005
			WO 2006006993 A1	19-01-2006
