



- (51) **International Patent Classification:**  
*H03F 1/52* (2006.01) *H03F 3/193* (2006.01)
- (21) **International Application Number:**  
PCT/US2016/015235
- (22) **International Filing Date:**  
27 January 2016 (27.01.2016)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**  
14/632,646 26 February 2015 (26.02.2015) US
- (71) **Applicant:** QUALCOMM INCORPORATED [US/US];  
ATTN: International IP Administration, 5775 Morehouse  
Drive, San Diego, California 92121-1714 (US).
- (72) **Inventors:** YOUSSEF, Ahmed Abdel Monem; QUAL-  
COMM Incorporated, ATTN: International IP Administra-  
tion, 5775 Morehouse Drive, San Diego, California 92121-  
1714 (US). GUDEM, Prasad Srinivasa Siva; QUAL-  
COMM Incorporated, ATTN: International IP Administra-  
tion, 5775 Morehouse Drive, San Diego, California 92121-  
1714 (US). WORLEY, Eugene Robert; QUALCOMM


Incorporated, ATTN: International IP Administration,  
5775 Morehouse Drive, San Diego, California 92121-1714  
(US). PAN, Dongling; QUALCOMM Incorporated,  
ATTN: International IP Administration, 5775 Morehouse  
Drive, San Diego, California 92121-1714 (US). CHANG,  
Li-Chung; QUALCOMM Incorporated, ATTN: Interna-  
tional IP Administration, 5775 Morehouse Drive, San  
Diego, California 92121-1714 (US).

(74) **Agents:** PARADICE, William, L., III et al.; Paradise and  
Li LLP, 1999 S. Bascom Ave., Suite 300, Campbell, Cali-  
fornia 95008 (US).

(81) **Designated States** (*unless otherwise indicated, for every  
kind of national protection available*): AE, AG, AL, AM,  
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,  
BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,  
DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,  
HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR,  
KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG,  
MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM,  
PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC,  
SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN,  
TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

[Continued on next page]

(54) **Title:** ELECTROSTATIC DISCHARGE PROTECTION FOR CMOS AMPLIFIER



(57) **Abstract:** A CMOS amplifier (300) including electro-  
static discharge (ESD) protection circuits is disclosed. In one  
embodiment, the CMOS amplifier may include a PMOS tran-  
sistor (P1), a NMOS transistor (N1), primary protection di-  
odes (301), and one or more auxiliary protection  
diodes (304) to limit a voltage difference between terminals of  
the CMOS amplifier. In some embodiments, the auxiliary pro-  
tection diodes may limit the voltage difference between an in-  
put terminal of the CMOS amplifier and a supply voltage, the  
input terminal of the CMOS amplifier and ground, and the in-  
put terminal and the output terminal of the CMOS amplifier.



**(84) Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE,

SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Published:**

— *with international search report (Art. 21(3))*

## ELECTROSTATIC DISCHARGE PROTECTION FOR CMOS AMPLIFIER

TECHNICAL FIELD

[0001] The exemplary embodiments relate generally to amplifiers, and specifically to providing electrostatic discharge protection to a complementary metal oxide silicon (CMOS) amplifier.

BACKGROUND OF RELATED ART

[0002] A wireless device (e.g., a cellular phone or a smartphone) in a wireless communication system may transmit and receive data for two-way communication. The wireless device may include a transmitter for data transmission and a receiver for data reception. For data transmission, the transmitter may modulate a radio frequency (RF) carrier signal with data to generate a modulated RF signal, amplify the modulated RF signal to generate a transmit RF signal having the proper output power level, and transmit the transmit RF signal via an antenna to another device such as, for example, a base station. For data reception, the receiver may obtain a received RF signal via the antenna and may amplify and process the received RF signal to recover data sent by the other device.

[0003] The wireless device may include one or more amplifiers to process analog signals. For example, some amplifiers may provide a processing gain (e.g., voltage and/or current gain) for relatively low amplitude signals, isolation for relatively sensitive signals, increased current for driving signals into transmission lines, and signal amplification for transmitting signals through a communication medium.

[0004] Some amplifiers may be exposed to environments that allow relatively high voltages to be undesirably coupled to one or more terminals of the amplifier. For example, an electrostatic discharge (ESD) event may expose relatively high voltages to the amplifier. If not protected, the amplifier may be damaged by the relatively high voltages. For example, a high voltage may cause a PN junction failure or an oxide failure and thereby damage one or more transistors included in the amplifier. Also, as device geometries (e.g., feature size) of the devices within the amplifier shrink, the devices within the amplifier become susceptible to damage with lower voltages. For example, a rupture voltage (e.g., voltage needed to damage a PN junction) associated with a metal oxide semiconductor (MOS) transistor may decrease as feature sizes decrease.

[0005] Thus, there is a need to improve ESD protection for amplifiers.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0006] The exemplary embodiments are illustrated by way of example and are not intended to be limited by the figures of the accompanying drawings. Like numbers reference like elements throughout the drawings and specification.

[0007] FIG. 1 shows a wireless device communicating with a wireless communication system, in accordance with some exemplary embodiments.

[0008] FIG. 2 shows a block diagram of an exemplary design of the wireless device in FIG. 1.

[0009] FIG. 3 depicts an exemplary embodiment of a CMOS amplifier, in accordance with some embodiments.

[0010] FIG. 4 depicts another exemplary embodiment of a CMOS amplifier, in accordance with some embodiments.

[0011] FIG. 5 shows an illustrative flow chart depicting an exemplary operation for protecting a CMOS amplifier, in accordance with some embodiments.

#### DETAILED DESCRIPTION

[0012] In the following description, numerous specific details are set forth such as examples of specific components, circuits, and processes to provide a thorough understanding of the present disclosure. The term “coupled” as used herein means coupled directly to or coupled through one or more intervening components or circuits. Also, in the following description and for purposes of explanation, specific nomenclature and/or details are set forth to provide a thorough understanding of the exemplary embodiments. However, it will be apparent to one skilled in the art that these specific details may not be required to practice the exemplary embodiments. In other instances, well-known circuits and devices are shown in block diagram form to avoid obscuring the present disclosure. Any of the signals provided over various buses described herein may be time-multiplexed with other signals and provided over one or more common buses. Additionally, the interconnection between circuit elements or software blocks may be shown as buses or as single signal lines. Each of the buses may alternatively be a single signal line, and each of the single signal lines may alternatively be

buses, and a single line or bus might represent any one or more of a myriad of physical or logical mechanisms for communication between components. The exemplary embodiments are not to be construed as limited to specific examples described herein but rather to include within their scope all embodiments defined by the appended claims.

[0013] In addition, the detailed description set forth below in connection with the appended drawings is intended as a description of exemplary embodiments of the present disclosure and is not intended to represent the only embodiments in which the present disclosure may be practiced. The term "exemplary" used throughout this description means "serving as an example, instance, or illustration," and should not necessarily be construed as preferred or advantageous over other embodiments.

[0014] FIG. 1 shows a wireless device 110 communicating with a wireless communication system 120, in accordance with some exemplary embodiments. Wireless communication system 120 may be a Long Term Evolution (LTE) system, a Code Division Multiple Access (CDMA) system, a Global System for Mobile Communications (GSM) system, a wireless local area network (WLAN) system, or some other wireless system. A CDMA system may implement Wideband CDMA (WCDMA), CDMA 1X, Evolution-Data Optimized (EVDO), Time Division Synchronous CDMA (TD-SCDMA), or some other version of CDMA. For simplicity, FIG. 1 shows wireless communication system 120 including two base stations 130 and 132 and one system controller 140. In general, a wireless system may include any number of base stations and any set of network entities.

[0015] Wireless device 110 may also be referred to as user equipment (UE), a mobile station, a terminal, an access terminal, a subscriber unit, a station, etc. Wireless device 110 may be a cellular phone, a smartphone, a tablet, a wireless modem, a personal digital assistant (PDA), a handheld device, a laptop computer, a smartbook, a netbook, a cordless phone, a wireless local loop (WLL) station, a Bluetooth device, etc. Wireless device 110 may communicate with wireless communication system 120. Wireless device 110 may also receive signals from broadcast stations (e.g., a broadcast station 134), signals from satellites (e.g., a satellite 150) in one or more global navigation satellite systems (GNSS), etc. Wireless device 110 may support one or more radio technologies for wireless communication such as LTE, WCDMA, CDMA 1X, EVDO, TD-SCDMA, GSM, 802.11, etc.

[0016] FIG. 2 shows a block diagram of an exemplary design of wireless device 110 in FIG. 1. In this exemplary design, wireless device 110 includes a primary transceiver 220 coupled to a primary antenna 210, a secondary transceiver 222 coupled to a secondary antenna 212, and a data processor/controller 280. Primary transceiver 220 includes a number

(K) of receivers 230pa to 230pk and a number (K) of transmitters 250pa to 250pk to support multiple frequency bands, multiple radio technologies, carrier aggregation, etc. Secondary transceiver 222 includes a number (L) of receivers 230sa to 230sl and a number (L) of transmitters 250sa to 250sl to support multiple frequency bands, multiple radio technologies, carrier aggregation, receive diversity, multiple-input multiple-output (MIMO) transmission from multiple transmit antennas to multiple receive antennas, etc.

[0017] In the exemplary design shown in FIG. 2, each receiver 230 (e.g., 230pa-230pk and 230sa-230sl) includes a low noise amplifier (LNA) 240 (e.g., 240pa-240pk and 240sa-240sl) and receive circuits 242 (e.g., 242pa-242pk and 242sa-242sl). For data reception, primary antenna 210 receives signals from base stations and/or other transmitter stations and provides a received radio frequency (RF) signal, which is routed through an antenna interface circuit 224a and presented as an input RF signal to a selected receiver. Antenna interface circuit 224a may include switches, duplexers, transmit filters, receive filters, matching circuits, etc. In some embodiments, antenna interface circuit 224b (shown with dotted lines) may be external to primary transceiver 220. Thus, LNA 240 and/or power amplifier (PA) 254 may have inputs and outputs accessible from outside primary transceiver 220. The description below assumes that receiver 230pa is the selected receiver. Within receiver 230pa, an LNA 240pa amplifies the input RF signal and provides an output RF signal. Receive circuits 242pa downconvert the output RF signal from RF to baseband, amplify and filter the downconverted signal, and provide an analog input signal to data processor/controller 280. Receive circuits 242pa may include mixers, filters, amplifiers, matching circuits, an oscillator, a local oscillator (LO) generator, a phase locked loop (PLL), etc. Each remaining receiver 230 in primary transceivers 220 may operate in similar manner as receiver 230pa. Receivers 230 and associated antenna interface circuit 226a (or 226b) within secondary transceiver 222 may operate in a similar manner as receiver 230pa.

[0018] In the exemplary design shown in FIG. 2, each transmitter 250 (e.g., 250pa-250pk and 250sa-250sl) includes transmit circuits 252 (e.g., 252pa-252pk and 252sa-252sl) and a power amplifier (PA) 254 (e.g., 254pa-254pk and 254sa-254sl). For data transmission, data processor/controller 280 processes (e.g., encodes and modulates) data to be transmitted and provides an analog output signal to a selected transmitter. The description below assumes that transmitter 250pa is the selected transmitter. Within transmitter 250pa, transmit circuits 252pa amplify, filter, and upconvert the analog output signal from baseband to RF and provide a modulated RF signal. Transmit circuits 252pa may include amplifiers, filters, mixers, matching circuits, an oscillator, an LO generator, a PLL, etc. A PA 254pa receives and amplifies the modulated RF signal and provides a transmit RF signal having the proper output power level. The transmit RF signal is routed through antenna interface circuit 224a (or

antenna interface circuit 224b) and transmitted via primary antenna 210. Each remaining transmitter 250 in primary transceiver 220 may operate in similar manner as transmitter 250pa. Transmitters 250 and associated antenna interface circuit 226a (or 226b) within secondary transceiver 222 may operate in a similar manner as receiver 230pa.

[0019] Each receiver 230 and transmitter 250 may also include other circuits not shown in FIG. 2, such as filters, matching circuits, etc. All or a portion of transceivers 220 and 222 may be implemented on one or more analog integrated circuits (ICs), RF ICs (RFICs), mixed-signal ICs, etc. For example, LNAs 240 and receive circuits 242 within transceivers 220 and 222 may be implemented on multiple IC chips, as described below. The circuits in transceivers 220 and 222 may also be implemented in other manners.

[0020] Data processor/controller 280 may perform various functions for wireless device 110. For example, data processor/controller 280 may perform processing for data being received via receivers 230 and data being transmitted via transmitters 250. Data processor/controller 280 may control the operation of the various circuits within transceivers 220 and 222. A memory 282 may store program codes and data for data processor/controller 280. Data processor/controller 280 may be implemented on one or more application specific integrated circuits (ASICs) and/or other ICs.

[0021] FIG. 3 depicts an exemplary embodiment of a CMOS amplifier 300, in accordance with some embodiments. In some embodiments, CMOS amplifier 300 may be included within LNA 240, receive circuits 242, PA 254, and/or transmit circuits 252 as described above. CMOS amplifier 300 may amplify signals within wireless device 110, such as modulated RF signals that may be transmitted and/or received. As shown, CMOS amplifier 300 includes transistor P1, transistor N1, a first degeneration inductor 310, a second degeneration inductor 311, primary protection circuit 301 including protection diodes 302 – 303, auxiliary protection circuit 304 including protection diodes 320 – 324, and a supply clamp 305. In some embodiments, transistor P1 may be a PMOS transistor and transistor N1 may be a NMOS transistor. CMOS amplifier 300 may also include an input terminal 340 and an output terminal 341.

[0022] Transistor P1 and transistor N1 may be coupled together to form an inverting amplifier for CMOS amplifier 300. For example, a gate terminal of transistor P1 may be coupled to a gate terminal of transistor N1, and may form an input terminal for the inverting amplifier (and input terminal 340 for CMOS amplifier 300). A source terminal of transistor P1 may be coupled to a supply voltage, such as VDD. A source terminal of transistor N1 may be coupled to ground. A drain terminal of transistor P1 may be coupled to a drain terminal of

transistor N1 and may form an output terminal for the inverting amplifier (and output terminal 341 for CMOS amplifier 300).

[0023] In some embodiments, degeneration inductors 310 and 311 may be coupled to transistor P1 and transistor N1 to, among other things, reduce a dependence of CMOS amplifier 300 on an absolute gain of transistor P1 and/or transistor N1. For example, the absolute gain provided by transistor P1 and/or transistor N1 may be reduced by the degeneration inductors 310 and 311 in exchange for providing a more predictable (albeit lower) gain for CMOS amplifier 300. In some other embodiments, degeneration inductors 310 and 311 may improve a linearity associated with CMOS amplifier 300. Thus an output signal provided by CMOS amplifier 300 may be made more proportional to an input signal provided to CMOS amplifier by degeneration inductor 310 and/or degeneration inductor 311. In some embodiments, the first degeneration inductor 310 may couple the source terminal of transistor P1 to the supply voltage, and the second degeneration inductor 311 may couple the source terminal of transistor N1 to ground.

[0024] CMOS amplifier 300 may be protected from some ESD events by primary protection circuit 301, supply clamp 305, and auxiliary protection circuit 304. An ESD event may occur when static electricity is received through one or more terminals of CMOS amplifier 300. The voltage associated with the ESD event may be sufficient to damage transistor P1 and/or transistor N1. In some embodiments (e.g., transistors realized using nanometer CMOS technology), a voltage as low as five volts may be sufficient to damage a transistor (e.g., transistor P1 and/or transistor N1). Voltages associated with ESD events may be 125 volts or higher. Primary protection circuit 301, supply clamp 305, and/or auxiliary protection circuit 304 may prevent transistor P1 and/or transistor N1 from exposure to high voltages related to ESD events.

[0025] Primary protection circuit 301 may provide a discharge path when relatively high voltages are received through ground (e.g., via a ground terminal, not shown for simplicity) or through input terminal 340. Primary protection circuit 301 may include protection diode 302 and protection diode 303. In some embodiments, receiving a high voltage may be referred to as a capacitive discharge model (CDM) event. For example, when the received high voltage is positive with respect to ground, then the high voltage may be referred to as a negative CDM event. In a similar manner, when the received high voltage is negative with respect to ground, then the high voltage may be referred to as a positive CDM event.

[0026] In one embodiment, if a high positive voltage is received at input terminal 340 (e.g., a negative CDM event), then protection diode 303 may operate (e.g., be forward biased)



and conduct the high positive voltage from input terminal 340, to a supply voltage terminal (e.g., VDD), through supply clamp 305, and to ground. In some embodiments, the voltage supply terminal may be floating and may not provide a discharge current path. Operation of supply clamp 305 is described in more detail below. Thus, when the voltage received at input terminal 340 is greater than or equal to a forward voltage associated with protection diode 303, then protection diode 303 may conduct the voltage at input terminal 340 to ground. In another embodiment, if a high negative voltage (e.g., a positive CDM event) is received at input terminal 340, then protection diode 302 may operate and conduct the high negative voltage through input terminal 340. In some embodiments, the forward voltage associated with protection diode 302 and/or protection diode 303 may operate as a threshold voltage for the discharge path provided by primary protection circuit 301. When a voltage exceeds the threshold voltage, protection diode 302 and/or protection diode 303 may provide the discharge path. For example, if a high positive voltage is received at the ground terminal (e.g., a positive CDM event), then protection diode 302 may operate and conduct the high voltage through input terminal 340. In this case, the voltage at the ground terminal may be greater than the forward voltage associated with protection diode 302.

[0027] Supply clamp 305 may operate as a clamp circuit and provide a discharge path when a relatively high voltage is received at the supply voltage terminal. In some embodiments, supply clamp 305 may include a transistor, such as a NMOS transistor (not shown for simplicity), configured to conduct (e.g., turn on) when a voltage at the power supply terminal exceeds a threshold voltage. For example, supply clamp 305 may sense a voltage level at the supply voltage terminal. When the voltage level exceeds the threshold voltage, the supply clamp 305 may turn on and conduct voltage from the supply voltage terminal to the ground terminal. In some embodiments, under normal operating conditions, the threshold voltage may be high enough to allow normal operation, but low enough to prevent transistor damage resulting from an undesirable application of a relatively high voltage to CMOS amplifier 300. For example, if a normal operating voltage of CMOS amplifier 300 is 3.3 volts, then supply clamp 305 may be configured to turn on when the voltage at the supply voltage terminal meets or exceeds 4 volts.

[0028] Auxiliary protection circuit 304 may protect selected junctions of transistor P1 and transistor N1 from relatively high voltage levels due to ESD events. In some embodiments, auxiliary protection circuit 304 may offer additional ESD protection when used in conjunction with primary protection circuit 301 and supply clamp 305. In some embodiments, the additional ESD protection may improve ESD performance in circuits having one or more parasitic inductors and/or resistors. Auxiliary protection circuit 304 may include

protection diodes 320 – 324. In one embodiment, protection diode 320 may protect transistor P1 by limiting a voltage difference between the gate terminal and the source terminal of transistor P1. For example, protection diode 320 may limit the voltage difference between the source terminal and the gate terminal of transistor P1 to no more than a forward voltage associated with protection diode 320. Thus, if a high positive voltage from an ESD event is received at input terminal 340 (e.g., a negative CDM event when voltage at input terminal 340 is at a higher voltage potential than the supply voltage terminal), then protection diode 320 may ensure that the voltage difference between the gate terminal and the source terminal of transistor P1 is limited to the forward voltage associated with protection diode 320. In this manner, protection diode 320 may protect a gate/source junction of transistor P1.

[0029] In one embodiment, protection diodes 321 – 323 may protect transistor P1 and/or transistor N1 by limiting a voltage difference between the gate terminal and the common-coupled drain terminals of transistor P1 and transistor N1. If a high positive voltage is received at input terminal 340 (e.g., a negative CDM event when output terminal 341 is at a lower voltage potential than input terminal 340), then protection diode 323 may limit the voltage difference between the gate terminals of transistor P1 and transistor N1 and drain terminals of transistor P1 and transistor N1. Thus, if a high positive voltage from an ESD event is received at input terminal 340, then protection diode 323 may ensure that the voltage difference between the gate terminal and the drain terminals of transistors P1 and N1 are limited to a forward voltage associated with protection diode 323. In some embodiments, protection diode 323 may ensure that the voltage difference between the gate terminal and the source terminal of transistor N1 may be limited to the forward voltage associated with protection diode 323.

[0030] In a similar manner, protection diodes 321 – 322 may also protect transistor P1 and/or transistor N1. For example, if a high negative voltage is received at output terminal 341 (e.g., a positive CDM event when output terminal 341 is at a higher voltage potential than input terminal 340), then protection diodes 321 – 322 may limit the voltage difference between the gate terminals of transistor P1 and transistor N1 and the common-coupled drain terminals of transistor P1 and transistor N1. In some embodiments, protection diodes 321 – 322 may be coupled serially between input terminal 340 and output terminal 341, as shown. Thus, the voltage difference between output terminal 341 and input terminal 340 may be limited to a voltage sum based on a forward voltage associated with protection diode 321 and a forward voltage associated with protection diode 322. In this manner, protection diodes 321 – 323 may protect a gate/drain junction of transistor P1 and transistor N1. In other embodiments, protection diodes 321 – 323 may protect a gate/source junction of transistor P1. In some

embodiments, input terminal 340 may be coupled to gate terminals of transistor P1 and transistor N1. Similarly, output terminal 341 may be coupled to drain terminals of transistor P1 and transistor N1. Thus, protection diodes 321 – 323 may also limit the voltage difference between input terminal 340 and output terminal 341.

[0031] In some embodiments, protection diode 324 may protect transistor N1 by limiting a voltage difference between the gate terminal and the source terminal of transistor N1. For example, protection diode 324 may protect transistor N1 by limiting a voltage difference between the gate terminal and the source terminal of transistor N1 to no more than a forward voltage associated with protection diode 324. Thus, if a high positive voltage from an ESD event is received through the ground terminal (e.g., a positive CDM event), then protection diode 324 may ensure that the voltage difference between the gate terminal and the source terminal of transistor N1 is limited to the forward voltage associated with protection diode 324. In this manner, protection diode 324 may protect a gate/source junction of transistor N1.

[0032] In some embodiments, auxiliary diodes 304 may also protect transistors P1 and N1 from voltages that may be induced across parasitic inductors that may be included within CMOS amplifier 300. For example, CMOS amplifier 300 may include parasitic inductor 360. Although only one parasitic inductor 360 is shown, those having ordinary skill in the art will recognize that additional parasitic inductors may be included within other circuit branches of CMOS amplifier 300. If a relatively large voltage associated with an ESD event is coupled to input terminal 340, then a relatively large voltage may be induced across parasitic inductor 360 in response to the rapid change in current flow resulting from the ESD event. Since the time associated with ESD events may be quite small, the induced voltage across parasitic inductor may be large (e.g.,  $V = L \frac{di}{dt}$ ). In some embodiments, the voltage induced across parasitic inductor 360 may cause potentially damaging voltages between the gate terminal and the source terminal of transistor N1 and between the gate terminal and the source terminal of transistor P1. In some cases, auxiliary diodes 304 may limit the amplitude of voltages between terminals of transistor P1 and N1, including voltages caused by one or more parasitic inductors within CMOS amplifier 300.

[0033] FIG. 4 depicts another exemplary embodiment of a CMOS amplifier 400, in accordance with some embodiments. CMOS amplifier 400 may be similar to CMOS amplifier 300, but may include one or more additional elements. For example, CMOS amplifier 400 may include transistor P1, transistor N1, first degeneration inductor 310, second degeneration inductor 311, primary protection circuit 301, auxiliary protection circuit 304, and supply clamp 305 in common with CMOS amplifier 300. In addition, CMOS amplifier 400 may include one

or more resistors 402 – 404 in series with one or more protection diodes. In one embodiment, resistor 402 may be coupled in series with protection diode 320, resistor 403 may be coupled in series with protection diode 323, and resistor 404 may be coupled in series with protection diode 324. In some embodiments, other numbers of resistors may be included with protection diodes 320 – 324 and/or protection diodes 302 and 303. For example, a resistor may be series coupled with protection diode 321 and/or a second resistor may be coupled with one of resistors 402 – 404 (not shown for simplicity). In still other embodiments, one or more of resistors 402 – 404 may be omitted.

[0034] Resistors 402 – 404 may enable an additional voltage to be dissipated in conjunction with an associated protection diode. For example, protection diode 320 and resistor 402 may limit the voltage difference between the gate terminal and the source terminal of transistor P1 to the forward voltage associated with protection diode 320 and an associated voltage across resistor 402. In a similar manner, resistor 403 and protection diode 323 may limit the voltage difference between the gate terminals and the drain terminals of transistors P1 and N1, and resistor 404 and protection diode 324 may limit the voltage difference between the source terminal and the gate terminal of the N1 transistor. In some embodiments, resistance values for resistors 402 – 404 may range from 1 to 5 ohms, although other suitable resistance values may be used.

[0035] FIG. 5 shows an illustrative flow chart depicting an exemplary operation 500 for protecting a CMOS amplifier, in accordance with some embodiments. Some embodiments may perform the operations described herein with additional operations, fewer operations, operations in a different order, operations in parallel, and/or some operations differently. Referring also to FIGS. 2 and 3, a first protection diode is coupled between the gate terminal and the source terminal of a PMOS transistor P1 of CMOS amplifier 300 (502). In some embodiments, the first protection diode may include protection diode 320 (see FIG. 3). Next, a voltage difference between the gate terminal and the source terminal of transistor P1 is limited (504). In some embodiments, the voltage difference may be limited to a forward voltage associated with the first protection diode. In other embodiments, the first protection diode may limit a voltage difference between an input of CMOS amplifier 300 and a supply voltage, for example, when the gate terminal of the transistor P1 is coupled to the input terminal of CMOS amplifier 300, and a source terminal of transistor P1 is coupled to the supply voltage. In some embodiments, a degeneration inductor 310 may be coupled between the source terminal of transistor P1 and the supply voltage. The degeneration inductor 310 may reduce a dependence of CMOS amplifier 300 on the absolute gain of transistor P1.

[0036] Next, a second protection diode is coupled between the gate terminal and a drain terminal of transistor P1 (506). In some embodiments, the second protection diode may include protection diode 323 (see FIG. 3). In other embodiments, the second protection diode may include protection diodes 321 and 322. In still other embodiments, the second protection diode may include protection diodes 321 – 323. Next, a voltage difference between the gate terminal and the drain terminal of the transistor P1 is limited (508).

[0037] In some embodiments, a voltage difference between an input terminal and an output terminal of CMOS amplifier 300 may also be limited. For example, when input terminal 340 of the CMOS amplifier 300 is coupled to the gate terminal of transistor P1, and output terminal 341 of CMOS amplifier 300 is coupled to the drain terminal of transistor P1, then the voltage difference between input terminal 340 and output terminal 341 of CMOS amplifier 300 may be limited.

[0038] Next, a third protection diode is coupled between the source terminal and the gate terminal of an NMOS transistor N1 of CMOS amplifier 300 (510). In one embodiment, the third protection diode may include protection diode 324. Next, a voltage difference between the source terminal and the gate terminal of the transistor N1 is limited (512). In some embodiments, the voltage difference may be limited to a forward voltage associated with the third protection diode. In other embodiments, the third protection diode may limit a voltage difference between ground and input terminal 340 of CMOS amplifier 300, for example, when the gate terminal of the transistor N1 is coupled to input terminal 340, and a source terminal of transistor N1 is coupled to ground. In some embodiments, a degeneration inductor 311 may be coupled between the source terminal of the transistor N1 and ground. The degeneration inductor 311 may reduce a dependence of CMOS amplifier 300 on the absolute gain of transistor N1.

[0039] Next, an output signal is generated by CMOS amplifier 300 based on an input signal (514). For example, an input signal may be received at an input terminal 340 of CMOS amplifier 300. The input signal may be amplified by transistor P1 and/or transistor N1. Transistor P1 and/or transistor N1 may generate the output signal for the CMOS amplifier 300 via output terminal 341.

[0040] The various illustrative logical blocks, modules, and circuits described in connection with the embodiments disclosed herein may be implemented or performed with a general purpose processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof designed to perform the functions described herein. A general purpose

processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration.

[0041] In one or more exemplary embodiments, the functions described may be implemented in hardware, software, firmware, or any combination thereof. If implemented in software, the functions may be stored on or transmitted over as one or more instructions or code on a computer-readable medium. Computer-readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another. A storage media may be any available media that can be accessed by a computer. By way of example, and not limitation, such computer-readable media can comprise RAM, ROM, EEPROM, CD-ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also, any connection is properly termed a computer-readable medium. For example, if the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL), or wireless technologies such as infrared, radio, and microwave, then the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium. Disk and disc, as used herein, includes compact disc (CD), laser disc, optical disc, digital versatile disc (DVD), floppy disk, and blu-ray disc where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above should also be included within the scope of computer-readable media.

[0042] In the foregoing specification, the exemplary embodiments have been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader scope of the disclosure as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative sense rather than a restrictive sense.

CLAIMS

What is claimed is:

1. An apparatus comprising:  
a PMOS transistor configured to amplify an input signal and to generate an output signal of an amplifier;  
a degeneration inductor configured to reduce a gain of the amplifier; and  
a first protection diode configured to limit a voltage difference between an input terminal of the amplifier and a supply voltage.
2. The apparatus of claim 1, wherein the first protection diode is further configured to limit a voltage difference between a gate terminal and a source terminal of the PMOS transistor.
3. The apparatus of claim 1, wherein the first protection diode is coupled between a source terminal of the PMOS transistor and a gate terminal of the PMOS transistor.
4. The apparatus of claim 1, wherein the first protection diode is further configured to protect a gate/source junction of the PMOS transistor.
5. The apparatus of claim 1, further comprising:  
a resistor coupled in series with the first protection diode.
6. The apparatus of claim 1, wherein the degeneration inductor is coupled between a source terminal of the PMOS transistor and the supply voltage.
7. The apparatus of claim 1, further comprising:  
a second protection diode configured to limit a voltage difference between the input terminal of the amplifier and an output terminal of the amplifier.
8. The apparatus of claim 7, wherein the second protection diode is further configured to limit a voltage difference between a gate terminal of the PMOS transistor and a drain terminal of the PMOS transistor.
9. The apparatus of claim 7, wherein the second protection diode is coupled between a gate terminal of the PMOS transistor and a drain terminal of the PMOS transistor.

10. The apparatus of claim 1, further comprising:  
one or more primary protection diodes configured to limit a voltage difference between ground and the supply voltage when the voltage difference between ground and the supply voltage exceeds a first threshold voltage; and  
a clamp circuit configured to limit a voltage difference between the supply voltage and ground when the voltage difference between the supply voltage and ground exceeds a second threshold voltage.
11. The apparatus of claim 1, further comprising:  
an NMOS transistor, configured to generate the output signal of the amplifier based on the input signal, wherein the amplifier is a CMOS amplifier.
12. The apparatus of claim 11, further comprising:  
a third protection diode configured to limit a voltage difference between the input terminal of the amplifier and a source terminal of the NMOS transistor.
13. A apparatus comprising:  
means for amplifying an input signal and generating an output signal of an amplifier via a PMOS transistor;  
means for reducing a gain of the amplifier; and  
means for limiting a voltage difference between an input terminal of the amplifier and a supply voltage.
14. The apparatus of claim 13, wherein the means for limiting the voltage difference is to also limit a voltage difference between a gate terminal and a source terminal of the PMOS transistor.
15. The apparatus of claim 13, further comprising:  
means for limiting a voltage difference between the input terminal of the amplifier and an output terminal of the amplifier.
16. The apparatus of claim 15, wherein the means for limiting the voltage difference is to also limit a voltage between a gate terminal and a drain terminal of the PMOS transistor.
17. The apparatus of claim 13, further comprising:  
means for limiting a voltage difference between ground and the supply voltage when



the voltage difference between ground and the supply voltage exceeds a first threshold voltage; and

means for limiting a voltage difference between the supply voltage and ground when the voltage difference between the supply voltage and ground exceeds a second threshold voltage.

18. The apparatus of claim 13, wherein the means for amplifying the input signal and generating the output signal of the amplifier is to limit a voltage difference between the input terminal of the amplifier and a source terminal of an NMOS transistor, and wherein the amplifier is a CMOS amplifier.

19. A method comprising:

amplifying, by a PMOS transistor, an input signal and generating an output signal of an amplifier;

reducing, by an inductor, a gain of the amplifier; and

limiting, by a first protection diode, a voltage difference between an input terminal of the amplifier and a supply voltage.

20. The method of claim 19, wherein limiting the voltage difference comprises:

limiting a voltage difference between a gate terminal and a source terminal of the PMOS transistor.




FIG. 1




FIG. 2

## CMOS Amplifier

300




FIG. 3

## CMOS Amplifier

400




FIG. 4

5/5




FIG. 5

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2016/015235

A. CLASSIFICATION OF SUBJECT MATTER  
INV. H03F1/52 H03F3/193  
ADD.

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
H03F H01L H02H

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EP0-Internal, WPI Data

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2012/176720 A1 (TSAI MING HSIEN [TW]) 12 July 2012 (2012-07-12)  abstract figures 1,8-11 paragraphs [0048] - [0084] -----	1,6,9, 11,13, 14,17, 18,20
X	US 2010/103572 A1 (WORLEY EUGENE R [US]) 29 April 2010 (2010-04-29)  abstract figures 4-5 paragraphs [0036] - [0062] -----  -/--	1-5,7,8, 13-16, 19,20

☒ Further documents are listed in the continuation of Box C.

☒ See patent family annex.

\* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

9 June 2016

Date of mailing of the international search report

16/06/2016

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040,  
Fax: (+31-70) 340-3016

Authorized officer

Mouanda, Thierry

# INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2016/015235

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 740 000 A (STACKHOUSE BLAINE [US] ET AL) 14 April 1998 (1998-04-14) abstract column 3, line 3 - column 6, line 18 -----	1,11-13, 18,19
X	US 2014/268447 A1 (GUDEM PRASAD SRINIVASA SIVA [US] ET AL) 18 September 2014 (2014-09-18) abstract figure 10 paragraphs [0006], [0040], [0047], [0072] - [0075] -----	1-5,10, 13,17-19
A	US 2010/200920 A1 (SU YI [US] ET AL) 12 August 2010 (2010-08-12) figure 2 paragraphs [0022] - [0023], [0029] - [0030] abstract -----	5
A	US 2011/102081 A1 (SU CHIA-WEI [TW] ET AL) 5 May 2011 (2011-05-05) abstract paragraphs [0032] - [0039], [0044] - [0055] -----	7,8,11, 15,16,18



# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2016/015235

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2012176720 A1	12-07-2012	CN 103178509 A US 2012176720 A1	26-06-2013 12-07-2012
US 2010103572 A1	29-04-2010	CN 102204087 A EP 2351209 A1 JP 5290426 B2 JP 2012507950 A KR 20110089301 A TW 201032466 A US 2010103572 A1 WO 2010053791 A1	28-09-2011 03-08-2011 18-09-2013 29-03-2012 05-08-2011 01-09-2010 29-04-2010 14-05-2010
US 5740000 A	14-04-1998	NONE	
US 2014268447 A1	18-09-2014	CN 105190886 A EP 2973704 A1 JP 2016513886 A KR 20150132335 A US 2014268447 A1 WO 2014150280 A1	23-12-2015 20-01-2016 16-05-2016 25-11-2015 18-09-2014 25-09-2014
US 2010200920 A1	12-08-2010	CN 101819972 A CN 102655166 A TW 201030940 A US 2010200920 A1 US 2011151628 A1	01-09-2010 05-09-2012 16-08-2010 12-08-2010 23-06-2011
US 2011102081 A1	05-05-2011	TW 201115913 A US 2011102081 A1 US 2012119834 A1 US 2014368271 A1	01-05-2011 05-05-2011 17-05-2012 18-12-2014