Title: METHOD OF FORMING CAVITIES AND GATES

Abstract: A method of forming a field emission display device comprising a gate layer (MG1), an interlayer dielectric (ILD1) separating the gate and cathode electrode (M1) comprising forming a blanket layer of polycarbonate over the gate layer implanted with ion tracks to form a mask, and etching the gate layer and cathode cavity (T1) with an etchant comprising, octafluorocyclobutane, that is selective with respect to silicon dioxide (ILD1) so that a silicon nitride passivation layer (PA2) need not be protected by another passivation layer prior to the etching step.
METHOD OF FORMING CAVITIES AND GATES

TECHNICAL FIELD

The present disclosure relates to processes for manufacturing cathode ray tubes. In particular, the present disclosure pertains to a novel method for implementing a five mask process for fabricating a cathode for use in a cathode ray tube.

BACKGROUND ART

The flat panel or thin cathode ray tube (CRT) is a widely and increasingly used display device. Thin CRTs, such as the ThinCRT™ of Candescent Technologies Corp., San Jose, California, are used in desktop and workstation computer monitors, panel displays for many control and indication, test, and other systems, and television screens, among a growing host of other modern applications.

Thin CRTs work on the same basic principles as standard CRTs. Referring to Conventional Art Figure 1, beams of electrons E are fired from negatively-charged electrodes, e.g., cathodes C, through an accelerating potential AV in an evacuated glass tube T. The electrons E strike phosphors Ph in front of an aluminum (Al) layer anode A at the front of the tube T, causing them to emit light L, which creates an image on a glass screen GS. One difference is that, in place of the conventional CRT’s single large cathode are millions of microscopic electron emitters EE spread across the cathode at the back of the thin CRT, each firing a small beam of electrons E toward the phosphor Ph coated screen GS.

These emitters EE use cold cathode technology, which consumes only a small fraction of the power used by the traditional CRT’s hot cathode. It is estimated
that a 14.1 inch thin CRT, such as the ThinCRT™ color notebook display, will use less than 3.5 watts, over an order of magnitude less than a typical conventional CRT of roughly 80 watts, and even less than liquid crystal displays (LCD), such as AMLCDs, at equivalent brightness. Referring to Conventional Art Figure 2, millions of electron emitters EE on the thin CRT cathode C release electrons E that are accelerated towards the phosphor Ph on the thin CRT faceplate GS which, when struck, emits light towards the viewer. Ceramic spacers mechanically support the thin CRT structure, containing high vacuum between the anode A and cathode C, against the imploding forces of ambient atmospheric pressure AAP.

The manufacture of a thin CRT involves a number of specialized, complex technical and industrial fabrication processes. One such process is the formation of the cathode element of the thin CRT. Cathode fabrication processes involve a number of steps, some of them familiar in other aspects of modern electronic manufacturing. However, cathodes for thin CRTs have relatively complex designs, as well as certain unique structural features and material compositions, which tend to complicate their manufacture, in accordance with conventional methods.

With reference to Conventional Art Figure 3, some of the details of the thin CRT design are described. A dielectric 1 covers a patterned resistor layer 2. Both are disposed over a glass cathode substrate 3, onto which is arrayed row metal 4 and an emitter array 5, shown in detail in blown up internal Figure 3.1. A single cathodic emitter cone and gate hole micro-array 6 is depicted in detail in blown-up internal Figure 3.1.1. Column metal 7 is arrayed over the row metal 4. Column metal 7 and row metal 4, together, form individually addressable cathodic locales at their intersections. A focusing grid 8 disposed upon mechanically supportive walls 9 allow electron beams (e.g., electron beams E; Conventional Art Fig. 1) to be
focused onto individual pixels, such as pixel 13, which is depicted in the present Figure as "on" (the other pixels therein are depicted as "off"). Pixels, such as pixel 13, form a screen with an anodic Al layer 12 (corresponding to Al anode A; Conventional Art Fig.'s 1, 2) and a contrasting blackened matrix 11, all disposed upon a faceplate glass 14 (corresponding to glass screen GS; Conventional Art Fig.'s 1, 2).

With reference to Conventional Art Figure 4, low voltage, planar cold cathodes C are used in thin CRTs. These cathodes contain many individual electron emitters 55 (corresponding to electron emitters EE; Conventional Art Fig.'s 1, 2 and cathodic emitter cone and gate hole micro-array 6; Conventional Art Fig. 3), which are addressable with low-voltage, inexpensive drivers via row and column conductors, such as column metal 7 and row metal 4, together forming individually addressable cathodic locales at their intersections. These cathodes exhibit high spatial and temporal uniformity, have a very high degree of emitter redundancy, and can be produced at low cost, relative to other display technologies, such as LCDs and conventional bell tube CRTs.

One such thin CRT cathode is the Spindt Cathode 55, a micron-size metallic cone centered in a roughly micron diameter hole through a top metal and insulator thin films, shown in detail in blown up internal Figure 4.1. The tip of the cone lies in the plane of the top metal ("gate") film and is centered in the gate hole. The cone has a sharp tip; thus a voltage differential between the cone and gate film causes electrons to emit from the cone tip into the vacuum characterizing an accelerating potential (e.g., AV; Conventional Art Fig. 1). Several approaches for fabricating cold cathodes exist.
One conventional process of fabricating 1 micron scale Spindt emitters requires several relatively slow and costly photolithographic steps. Additionally, at 1 micron gate widths, more expensive integrated circuit drivers rated at 80 volts are needed. This voltage range results in a high power consumption that is unacceptable for portable applications. Spindt cathode power and cost limitations may be overcome if the device geometry is reduced from micron to nanometer-scale, e.g., less than 0.15 microns, and if faster non-photolithographic patterning techniques are employed.

Resulting cold cathode emitters are fabricated over large glass substrates. One type of cold cathode plate is constituted by a matrix array of patterned, individually addressable, orthogonal row and column electrodes (e.g., column metal 7 and row metal 4 together form cathodic locales at their intersections). The intersection (e.g., cross-over area) between each row and column defines a sub-pixel element, at which a very dense array of cold cathode emitters is formed.

Referring to Conventional Art Figure 5, row metal conductors (e.g., row metal 4; Conventional Art Fig.'s 3, 4) and column metal conductors (e.g., column metal 7; Conventional Art Fig.'s 3, 4) are electrically couplable from exposed conductors in the M1 areas 5M1 and the M2 areas 5M2, respectively. Active area 5A contains the actual cathodes (e.g., cathodes 55; Conventional Art Fig.'s 3, 4).

Nanometer scale emitters currently allow up to 4,500 emitters to be located at each sub-pixel. This high degree of redundancy results in a defect tolerant fabrication process because a number of non-performing emitters can be tolerated at each sub-pixel site. From a manufacturing cost standpoint this is significant because the one very small element, the cathode emitter, has large redundancy. The remaining device features, such as the rows and columns (e.g., column metal 7
and row metal 4, together, forming individually addressable cathodic locales at their intersections), are relatively low resolution (on the order of 25 to 100 microns) which are compatible with relatively low cost (e.g., non-stepper lithography-based and high yielding) manufacturing processes.

Conventional cathode fabrication processes for thin CRT manufacture involve varying sequences of substrate formation and treatment, photoresistive patterning and etching, layer deposition, structure formation, other etching, cleaning, and related steps. The level of cathodic structural complexity and the nature of constituent materials involved, including lanthanides and group VI B metals and others, has resulted in elaborate fabricative procedures, often with repetitive and reiterative operations. For example, one step common in the conventional art is the masking of passivation layers. Such repetitive or reiterative operations render the conventional art problematic for four related reasons.

With reference to Conventional Art Figure 6, the steps in a conventional process 600 are presented. In etching cavities for housing the emissive cones (e.g., cathode cones 55; Conventional Art Fig.’s 3, 4), a Silicon Nitride (SiNₓ) inter-layer dielectric (ILD) is attacked by the etchant. To prevent unwanted consumption of this SiNₓ, a second silicon dioxide (SiO₂) passivation layer is masked (step 614), in the conventional art, by blanket coating of photoresistive maskant. This is followed by etching and stripping, deposition of the cathode cones, masking, etching, and stripping of a gate square, deposition of a second ILD layer, and masking, etching, and stripping of a direct via (steps 615 through 619, respectively). The conventional process 600 subsequently configures focus waffles and halos (steps 620-624). As seen in Conventional Art Figure 6, numerous sets of masking and
corresponding etching and related steps and two (2) passivation layers are required to fabricate cathodes for thin CRTs. This is elaborate, inefficient, and costly.

The first problem arising from the conventional art is that the elaborate conventional methods are expensive, individually and cumulatively. Second, the complexity of the conventional art, especially with respect to the relatively large number of steps it requires, consumes inordinate time. Third, this renders the production lines involved correspondingly less efficient and productive than desirable, with correspondingly increased costs. And fourth, the total unit cost of the cathode assembly, and correspondingly, complete thin CRT units, is higher than desirable.

What is needed is a method of fabricating a cathode which reduces the number and/or complexity of steps required conventionally. What is also needed is a method of fabricating a cathode which eliminates one or more passivation layer masking steps, required in the conventional art. Further, what is needed is a method of fabricating a cathode which reduces manufacturing costs and increases the efficiency and/or productivity of manufacturing lines engaged in cathode fabrication. Further still, what is needed is a method of fabricating a cathode which reduces the unit cost of thin CRTs manufactured therewith.
DISCLOSURE OF THE INVENTION

The present invention provides, in one embodiment, a method of fabricating a cathode requiring relatively few and somewhat simple steps. In one embodiment, the present invention also provides a method of fabricating a cathode which eliminates a passivation layer masking step. Further, in one embodiment, the present invention also provides a method of fabricating a cathode which reduces manufacturing costs and increases the efficiency and productivity of manufacturing lines engaged in cathode fabrication. Further still, the present invention provides, in one embodiment, a method of fabricating a cathode which reduces the unit cost of thin CRTs manufactured therewith.

In one embodiment, a novel method effectuates fabrication of a cathode by a process requiring relatively few and somewhat simpler steps. The process, in one embodiment, involves a number of steps involving technologies well known in the art. Importantly however, in the present embodiment, the requirement for at least one of the passivation layer masking steps, required by conventional cathode fabrication processes, is eliminated.

The elimination of a passivation layer masking step in accordance with the present embodiment effectively eliminates or substantially reduces costs conventionally associated with executing the step and concomitantly reduces the total time necessary to complete the entire process. Advantageously, this increases production line efficiency and productivity, correspondingly reducing fabrication costs and unit costs of finished devices manufactured therewith.
These and other advantages of the present invention will become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments which are illustrated in the various drawing figures.
BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention:

Conventional Art Figure 1 is a cutaway view of the insides of a flat panel CRT, depicting cathodic electron emission and acceleration toward a fluorescent screen.

Conventional Art Figure 2 is an exploded view of the insides of a flat panel CRT, depicting ceramic spacers and resistance to ambient atmospheric pressure.

Conventional Art Figure 3 is a structural schematic of a flat panel CRT, with two collapsing detailed internal diagrams depicting the details of a cathode at two subsequent levels of magnification.

Conventional Art Figure 4 is a schematic diagram depicting row and column addressability details of a thin CRT cathode surface, with a detailed internal diagram depicting the details of a cathode.

Conventional Art Figure 5 is a top view layout diagram depicting the relative positioning of the active area and the M1 and M2 connection pad areas of a cathode surface for a flat panel CRT.

Conventional Art Figure 6 is a flowchart depicting the steps in a conventional process for fabricating a flat panel CRT cathode.
Figure 7A is a schematic diagram depicting a longitudinal cross-sectional view of a first metallic active layer deposited on a glass substrate in an active area, in accordance with one embodiment of the present invention.

Figure 7B is a schematic diagram depicting a cross-sectional end view of an first M1 metallic pad deposited on a glass substrate after photoresist application in an M1 pad area, in accordance with one embodiment of the present invention.

Figure 7C is a schematic diagram depicting a cross-sectional end view of an inter layer dielectric and resister layer deposited on a glass substrate in the M2 pad area, in accordance with one embodiment of the present invention.

Figure 7D is a flowchart of the steps in a process for formation of a first base composite structure for a cathode fabrication, in accordance with one embodiment of the present invention.

Figure 8A is a schematic diagram depicting a longitudinal cross-sectional view of a metallic gate and second metallic conductor deposited on an inter layer dielectric covering a first metallic layer in an active area and an M2 pad area, in accordance with one embodiment of the present invention.

Figure 8B is a schematic diagram of a cross-sectional end view of a Cr deposition in the M2 pad area, in accordance with one embodiment of the present invention.
Figure 8C is a flowchart of the steps in a process for formation of a second composite structure for a cathode fabrication, in accordance with one embodiment of the present invention.

Figure 9A is a schematic diagram depicting a longitudinal cross-sectional view of a passivation layer deposition in the active area, over the metallic gate (Fig. 8A) and with a gate chromium (Cr) layer applied, after etching, in accordance with one embodiment of the present invention.

Figure 9B is a schematic diagram depicting a cross-sectional end view of a passivation layer deposition over the first metallic layer (Fig. 7B) in the M1 pad area, after etching, in accordance with one embodiment of the present invention.

Figure 9C is a schematic diagram depicting a cross-sectional end view of a passivation layer deposition over the metallic gate (Fig. 8B) and second metallic layer in the M2 pad area, after etching, in accordance with one embodiment of the present invention.

Figure 9D is a flowchart of the steps in a process for formation of a third composite structure for a cathode fabrication, in accordance with one embodiment of the present invention.

Figure 10A is a schematic diagram depicting a longitudinal cross-sectional view of a stick Cr layer deposition over the metallic gate (Fig. 8A) in the active area, in accordance with one embodiment of the present invention.
Figure 10B is a schematic diagram depicting a cross-sectional end view of a stick Cr layer deposition over the first metallic layer (Fig. 9B) in the M1 pad area, in accordance with one embodiment of the present invention.

Figure 10C is a schematic diagram depicting a cross-sectional end view of a passivation layer deposition over the metallic gate (Fig. 9C) in the M2 pad area, in accordance with one embodiment of the present invention.

Figure 10D is a flowchart of the steps in a process for formation of a fourth composite structure for a cathode fabrication, in accordance with one embodiment of the present invention.

Figure 11A is a schematic diagram depicting a longitudinal cross-sectional view of a cathodic cone metal and gate square deposition in the active area, in accordance with one embodiment of the present invention.

Figure 11B is a schematic diagram depicting a cross-sectional end view of a first metallic layer with substantially overlying passivation material (Fig. 9B) in the M1 pad area, after etching of stick Cr, in accordance with one embodiment of the present invention.

Figure 11C is a schematic diagram depicting a cross-sectional end view of cathodic cone metal over the metallic gate (Fig. 10C) in the M2 pad area, in accordance with one embodiment of the present invention.
Figure 11D is a flowchart of the steps in a process for formation of a fifth composite structure for a cathode fabrication, in accordance with one embodiment of the present invention.

Figure 12A is a schematic diagram depicting a longitudinal cross-sectional view of a cathode active area with polyimide walls bearing a focus waffle metallic deposition, in accordance with one embodiment of the present invention.

Figure 12B is a schematic diagram depicting a cross-sectional end view of a cathodic cone metal over the metallic gate (Fig. 11C) in the M2 pad area, with cone metal removed, in accordance with one embodiment of the present invention.

Figure 12C is a flowchart of the steps in a process for formation of a sixth composite structure for a cathode fabrication, in accordance with one embodiment of the present invention.
DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims.

Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and compounds have not been described in detail so as not to unnecessarily obscure aspects of the present invention.

A series of exemplary composite structures constituting stages of cathode fabrication comporting with one embodiment of the present invention is described below. A series of exemplary processes utilizing the steps in a method for forming a cathode according to one embodiment of the present invention follows thereupon each structure, describing its fabrication.

EXEMPLARY PROCESSES AND CORRESPONDING COMPOSITE STRUCTURES

M1 Photolithography and Etching

With reference to Figures 7A and 7B, a first composite structure 10 is formed by a first active metallic layer M1 deposited on a glass substrate 11, in accordance
with one embodiment of the present invention, is depicted in a longitudinal cross-sectional view of the active region and M1 pad area, respectively. Figure 7C depicts a portion of the same structure in the M2 pad area. Figure 7D describes the steps in a process 700 for fabricating first composite structure 10, in accordance with one embodiment of the present invention.

Glass substrate 11 is a highly planar sheet of high purity silica glass, fluorosilicate glass, or other suitable glass surface of a suitable thickness, on the order of several millimeters. Metallic layer M1 is deposited in situ upon the upper surface of glass substrate M1; step 701 of process 700 (Fig. 7D).

In one embodiment, metallic layer M1 is an alloy of aluminum (Al), neodymium (Nd), molybdenum (Mo), and tungsten (W). In several embodiments, the relative composition of the alloyed metals may vary. In one embodiment, another lanthanide may be substituted for Nd. In one embodiment, Chromium (Cr) or metals selected from other periodic table groups with properties sufficiently close to the properties of the metals of group VIB may replace Mo and/or W to varying degrees.

The deposition in situ may be accomplished by a number of methods well known in the art. In one embodiment, metallic oxide chemical vapor deposition (MOCVD) may be used. In another embodiment, another form of chemical vapor deposition (CVD) may be used. In one embodiment, physical vapor deposition (PVD) may be used. In one embodiment, a plating technology such as electroless plating may be used to deposit metallic layer M1.
Step 702 of process 700 (Fig. 7D) is accomplished in the following manner. Upon deposition of metallic layer M1, a photoresistive masking agent (PR) masks metallic layer M1 according to a designed pattern. After masking, the metallic layer M1 is etched by any of a number of photolithographic processes well known in the art accordingly. Applicable etching methods include reactive ion etching (RIE), plasma assisted dry etching, or wet etching with acetone or other organic solvents. Metallic layer M1 is etched to conform to the contours of the corresponding pattern. Remaining PR maskant is stripped by methods well known in the art.

In one embodiment, a resistor is then fabricated by deposition of a layer of resistive material R1 upon the first metallic layer M1 and remaining glass surface uncovered by metal from metallic layer M1; step 703 (process 700; Fig. 7D). The resistive material forming resistor R1, in one embodiment, is silicon carbide (SiC). In one embodiment, resistor R1 is cermet, or another ruthenium (Ru) based resistive material. In another embodiment, resistor R1 is a nickel-chromium alloy (e.g., nichrome) or an oxide thereof. In one embodiment, resistor R1 is a dual-stack resistor formed by combining layers of SiC and cermet, or similar Ru based resistive material. Deposition of the resistor R1 is accomplished by any of a number of procedures well known in the art, including electroplating, electroless plating, CVD, MOCVD, PVD, and sputtering. In one embodiment, cathodes are formed without deposition of a resistor in the active area.

An inter-layer dielectric (ILD) ILD1 is deposited over the resistor R1; step 704 (process 700; Fig. 7D). In one embodiment, inter-layer dielectric ILD1 is silicon oxide (SiO₂). In one embodiment, inter-layer dielectric ILD1 is an organic polymer, such as a polyimide. In one embodiment, inter-layer dielectric ILD1 is SiLK™, a product of Dow Corning, of Midland, Michigan, or FLARE™, a product of
Honeywell, of Morristown, New Jersey. In one embodiment, various organic polymers may be combined to constitute inter-layer dielectric ILD1. In the SiO₂ embodiment, inter-layer dielectric ILD1 is deposited by CVD or PVD.

In embodiments of the present invention utilizing SiLK™ and/or FLARE™, inter-layer dielectric ILD1 may be deposited on the surface of resistor R1 by a spin coating process, a technique well known in the art. In other embodiments, other deposition processes known in the art may be used. After application, inter-layer dielectric ILD1 may be treated as necessary by baking and curative processes well known in the art, to render inter-layer dielectric ILD1 and the material therein amenable to subsequent processing.

M2 Photolithography and Etching: Metal Gate Deposition

With reference to Figures 8A and 8B, a second composite structure 20 is formed by a second metallic layer M2 deposited upon the inter-layer dielectric ILD1, and a metallic gate MG deposited on metallic layer M2, in accordance with one embodiment of the present invention, by a process 800 of Figure 8C. In Figures 8A and 8B, composite structure 20 is depicted in a longitudinal cross-sectional view of the active area, and the M2 pad area, respectively.

In step 801 of process 800 (Fig. 8C), metallic layer M2 is deposited in situ upon the upper surface of inter-layer dielectric ILD1. In one embodiment, metallic layer M2 is an alloy of Al, Nd, Mo, and W. In several embodiments, the relative composition of the alloyed metals may vary. In one embodiment, another lanthanide may be substituted for Nd. In one embodiment, Cr or metals selected from other periodic table groups with properties sufficiently close to the properties of the metals of group VIB may replace Mo and/or W to varying degrees.
The deposition in situ may be accomplished by a number of methods well known in the art. In one embodiment, MOCVD may be used. In another embodiment, another form of CVD may be used. In one embodiment, PVD may be used. In one embodiment, a plating technology such as electroless plating may be used to deposit metallic layer M2.

Step 802 of process 800 is accomplished in the following manner. Upon deposition of metallic layer M2, a PR masking agent masks metallic layer M2 according to a designed pattern. After masking, the metallic layer M2 is etched by any of a number of photolithographic processes well known in the art accordingly. Applicable etching methods include RIE, plasma assisted dry etching, or wet etching with acetone or other organic solvents. Metallic layer M2 is etched to conform to the contours of the corresponding pattern. Remaining PR maskant is stripped by methods well known in the art.

Next, in step 803, a metallic gate MG1 is deposited upon metallic layer M2 and over remaining exposed surfaces of inter-layer dielectric ILD1. Typically, Cr is the material constituting the metallic gate MG1, and in one embodiment, forms the sole content of metallic gate MG1. However, in another embodiment, other metals and/or alloys of Cr and other metals may be used to form the metallic gate MG1. Metallic gate MG1 material is deposited by electroplating, electroless plating, MOCVD, CVD, PVD, or other methods well known in the art. The thickness of the gate Cr deposited ranges from 200 to 1,000 Å. This thickness of Cr deposition is necessary, because Cr may be consumed somewhat excessively during subsequent processing, specifically resistor (e.g., resistor R1; Fig. 9B) etching steps (e.g., dual resistor dry etch step 906, process 900; Fig. 9D).
Importantly, upon deposition of the Cr (or other material) constituting the metallic gate MG1, a shadow maskant is applied to exposed or proximate thinly covered layers of the first metallic layer M1. Advantageously, this prevents the deposition of unwanted Cr (or other metallic gate MG1 constituent) in the area of the pad M1 formed by the first metallic layer.

**Passivation Photolithography and Etching**

With reference to Figures 9A and 9B, a third composite structure 30 formed by deposition of a hard passivation layer PA2, in accordance with one embodiment of the present invention, is depicted in a longitudinal cross-sectional view of the active area, and the M1 pad area, respectively. Figure 9C depicts the M2 pad area. Figure 9D describes a process 900 for forming composite structure 30.

A passivation layer PA2 is deposited by CVD, PVD, or another technique known in the art; step 901 (Fig. 9D). Passivation layer PA2 is, in one typical embodiment, a nitride of silicon (SiNₓ) such as silicon nitride (SiN). In another embodiment, passivation layer PA2 may be silicon oxide (SiO), or silicon oxynitride (SiON), or a mixture of these compounds with a SiNₓ. The depth of passivation layer PA2 ranges from 500 to 10,000 Å. In certain applications, using a passivation layer (e.g., PA2) prior to further etching operations, is advantageous. Such applications include use of etchants which are relatively non-selective.

Step 902 is accomplished in the following manner. The passivation layer PA2 is then masked by a PR masking agent masking passivation layer PA2 according to a designed pattern.
After masking, the passivation layer PA2 is etched by a SiN$_x$ dry etching method, known in the art, such as RIE or plasma assisted dry etching accordingly, and/or by a SiN$_x$ wet etching technique, also known in the art; step 903. Remaining PR is stripped.

In step 904, the SiO$_2$ inter-layer dielectric ILD1 is then etched in the M1 pad area by SiO$_2$ wet etching with pad etchants such as hydrofluoric acid (HF) solutions accordingly. Remaining maskant is stripped.

In step 905, photoresist is applied, patterned, and baked. A dual resistor dry etch is then performed on the dual-composite SiC/cermet (or other dual-composite) resistor R1 accordingly and remaining maskant is stripped; step 906. This completes process 900.

Importantly, the etchant selected and the etching process utilized to etch resistor R1 is a highly selective etchant for discriminating between the material constituting the resistor R1 and the Cr constituting the metallic gate MG1. Advantageously, application of a highly selective etchant and etching process to etch resistor R1 effectuates tight process control over the thickness of both the gate Cr constituting metallic gate MG1 and the material constituting resistor R1.

**Cathode Cavity Formation**

With reference to Figures 10A, 10B, and 10C, a fourth composite structure 40 is formed by deposition of stick Cr and formation of a cavity for the cathode (e.g., cathode cone 55; Fig. 11A) to be formed in accordance with one embodiment of the present invention. This is depicted in a longitudinal cross-sectional view of the active area (10A), the M1 pad area (Fig. 10B), and the M2 pad area (Fig. 10C),
respectively. The fourth composite structure is formed by a process 1000, in one embodiment of the present invention explained by reference to Figure 10D.

Process 1000 effectuates a method for forming an array of cavities T1 for cathodic emitters and corresponding gates in a base structure for a cathode of a flat panel display. The base structure is formed with a first passivation layer having a certain thickness.

In step 1010, stick Cr 41 is deposited upon the surface of the SiN\textsubscript{x} passivation layer PA2 by electroplating, electroless plating, MOCVD, other CVD, PVD, or another technique well known in the art. The stick Cr 41 covers the SiN\textsubscript{x} constituting the passivation layer PA2, and the exposed surfaces of the first and second metallic layers M1 and M2, as seen in Figures 10A, 10B, and 10C, respectively.

A hole is then opened for a gate aperture T1. To form the hole constituting gate aperture T1, the Cr metallic gate MG1 is etched. A cavity through the inter-layer dielectric ILD1 is also etched correspondingly, down to the surface of resistor R1, as shown in Figure 4A. Further, in some particular places, a cavity T1 is etched down to the first metallic layer M1 and/or down to the second metallic layer M2, as depicted in Figures 10B and 10C, respectively.

In forming the hole and cavity, a blanket material is disposed upon the surface in its entirety; step 1020. In one embodiment, the blanket is a polycarbonate material.
Upon deposition of the polycarbonate or other blanket material, the surface, in one embodiment, is impinged by streams of high kinetic energy particles; step 1030. This essentially renders tracks in the surface, the tracks especially vulnerable to more rapid etching. In one embodiment, the tracks are iron tracks. In one embodiment, the impingement is stochastic impingement. The gate aperture is then etched accordingly utilizing techniques well known in the art such as RIE or transfer coupled plasma (TCP), and remaining polycarbonate or other blanket is stripped; step 1040.

Cavity T1 is then dry etched isotropically within the SiO2 interlayer dielectric (ILD) in step 1040, utilizing a technique with excellent selectivity, on the order of four to one (4:1), of SiO2 to SiN, respectively, such that the SiN passivation layer is not excessively depleted during the etching of the cavity.

In one embodiment, an etchant gas is applied which possesses a novel gas chemistry. The gas chemistry, in one embodiment, is a mixture of various relative concentrations of the following gases: octafluorocyclobutane (c-C4F8), carbon monoxide (CO), argon (Ar), and nitrogen (N2). The flowrate of the gas may vary in some embodiments. In conventional applications, a second passivation layer would typically be deposited, masked and etched photolithographically using photoresist, and stripped prior to the T1 cavity etching.

Importantly, this conventional requirement is totally dispensed with by the present embodiment. Advantageously, this eliminates the requirement for a second passivation layer, as well as for the photolithographic and related processing steps, and the need for additional photoresist. Thus, the present embodiment streamlines
the fabrication process, increasing production line productivity and lowering manufacturing and material costs and overall unit costs.

Importantly, eliminating the conventional requirement for a second passivation layer and etching in accordance with the present embodiment also has the additional advantage of effectuating an improvement in the operational control of the thickness of the SiN$_x$ or other constituent of the passivation layer PA2. Advantageously, this forms a precursor for a second inter-layer dielectric (e.g., second inter-layer dielectric ILD2; Fig.'s 11A, 11C, 12A).

Process 1000 effectuates a method of forming an array of cavities for cathodic emitters and corresponding gates, which may be summarized as follows. Stick Cr is deposited; step 1010. A blanket coat, in one embodiment polycarbonate, is disposed over the base structure, and a preponderance of indentations is impinged kinetically into the blanket coat. Gates are etched correspondingly, and cavities for cathodic emitters are etched corresponding to said indentations; both using a new etchant gas chemistry. Importantly, the method does not require deposition of a second passivation layer nor process steps corresponding to deposition thereof. In one embodiment, this process is implemented in the active area. Advantageously, this process effectuates formation of a cathode base product with relatively few and simple steps.

**Gate Square Photolithography and Etching**

Upon formation of the T1 cavity, cathodic cones 55 are deposited therein, forming a composite structure 50 by a process 1100, as depicted with reference to Figures 11A, 11B, 11C, and 11D. A cone metal mass 52 is deposited upon the stick Cr 41 applied over the SiN$_x$ inter-layer dielectric ILD1 and the exposed metallic
gate metal MG1 surrounding the T1 cavity; step 1110 (Fig. 11C). In one
embodiment, the cone metal mass 52 is Cr. In one embodiment, the cone metal
mass is Mo. In one embodiment, the cone metal mass is an alloy of Cr and Mo.
Other group VI metals may be alloyed with the cone metal in other embodiments.

Cone metal from cone metal mass 52 is forced to slough off into the T1
cavity, where it agglomerates into a cone shape 55; step 1120 (Fig. 11D). In the
active region, the cathode cone 55 adheres at its base to the surface of resistor R1, if
a resistor is used in a particular embodiment, or directly in contact with conductor M1,
exposed within the T1 cavity, if a resistor (e.g., resistor R1) is used in a particular
embodiment. If no resistor is used in a particular embodiment, the cathode cone 55
is applied directly in contact with metal conductor M1 in the active area. The cathodic
cone 55 is centered within the T1 cavity such that its tip is substantially centered
within its annular opening of Cr metal gate MG1.

Referring to Figure 11B, it is seen that no cone metal is deposited in the M1
pad area over opening 39b exposing a surface of first metallic layer M1 through
passivation layer PA2, inter-layer dielectric ILD1, and resistor R1, respectively.
However, as seen by reference to Figure 11C, cone metal mass 52c is also
applied over cavity 39c (Fig. 9C) in contact with Cr gate metal MG1 covering the
exposed surface of second metallic layer M2 in the M2 pad area. The cone metal
mass 52c is centered on and supported by the SiNx inter-layer dielectric ILD1 there.
The cone metal mass 52c masks, seals, and protects the M2 conductor surface in the
M2 pad area during subsequent process steps.

Upon deposition of the cone metal, a gate square GS is formed by
photolithographically patterning and etching, and subsequently stripping of remaining
gate metal 52; step 1130 (Fig. 11D). A second SiO₂ inter-layer dielectric ILD2 is then deposited; step 1140. This completes process 1100.

**Focal Structure Formation and Finishing Stage Composite Structure**

Referring to Figure 12A, a focal structure formation is fabricated by a process 1200 of Figure 12C. Process 1200 begins with step 1210, wherein focus waffles are patterned. Focus waffle supports 61 are grown in the active area at the edges of composite cathode structure 60, as depicted in Figure 12A. In one embodiment, focus waffle supports 61 are fabricated by a polyimide material. In one embodiment, another organic polymer constitutes the material of the focus waffle supports 61.

In step 1220, the second inter-layer dielectric ILD2 cap is removed by wet etching. With reference again to Figure 12A, the focus waffle supports 61 are formed in places patterned for their growth, e.g., halo 63. Holes 62 are drilled, in one embodiment, into the second inter-layer dielectric ILD2, and the surface thus exposed is subjected to a cap oxide wet etch, in one embodiment, using acetone, by techniques well known in the art.

Referring to Figure 12B, a halo 63 is etched concentrically surrounding second metallic layer M2 in the M2 pad area, in one embodiment, by techniques well known in the art, such as isotropic etching. The halo 63 is then cleaned by techniques known in the art. These activities constitute step 1230.

The polyimide or other polymeric focus waffle supports 61 are then prepared for further treatment by retort baking; step 1240.
Focus metal 66 is deposited by methods well known in the art, such as MOCVD, other CVD, PVD, electroplating, and/or electroless plating, upon the focus waffle supports 61, in a position to electrostatically focus electron beams which will be emitted by the cathodic cone 55. This constitutes step 1250. In one embodiment, focus metal 66 is constituted from the same metals chosen for the cathodes and gates. Focus metal 66 and focus waffle supports 61 compositely form focus waffles 66. Process 1200 is complete, and a correspondingly completed cathode product is ready for use in subsequent flat panel CRT fabrication.

In summary, the present invention provides in one embodiment, a method of fabricating a cathode requiring relatively few and somewhat simple steps. One embodiment also provides a method of fabricating a cathode which eliminates a passivation layer masking step. One embodiment provides a method of fabricating a cathode which reduces manufacturing costs and increases the efficiency and productivity of manufacturing lines engaged in cathode fabrication. One embodiment provides a method of fabricating a cathode, which reduces the unit cost of thin CRTs. In one embodiment, a novel method effectuates fabrication of a cathode by a process requiring relatively few and somewhat simpler steps. Importantly, in the present embodiment, the requirement for at least one conventionally required passivation layer masking steps is eliminated. This effectively eliminates or substantially reduces associated costs, concomitantly reducing process completion times. Advantageously, this increases efficiency and productivity, correspondingly reducing fabrication costs and unit costs of finished devices.

In one embodiment, a method of forming an array of cavities for cathodic emitters and corresponding gates, may be summarized as follows. Stick Cr is
deposited. A blanket coat, in one embodiment polycarbonate, is disposed over the base structure, and a preponderance of indentations is impinged kinetically into the blanket coat. Gates are etched correspondingly. Cavities for cathodic emitters are etched corresponding to said indentations. A new etchant gas chemistry, employing a mixture of c-C₄H₈, CO, Ar, and N₂ effectuates the etching.

Importantly, the method does not require deposition of a second passivation layer nor process steps corresponding to deposition thereof. In one embodiment, this process is implemented in the active area. Advantageously, this process effectuates formation of a cathode base product with relatively few and simple steps.

The preferred embodiment of the present invention, a method for implementing a five mask cathode process, is thus described. While the present invention has been described in particular embodiments, it should be appreciated that the present invention should not be construed as limited by such embodiments, but rather construed according to the following claims.
CLAIMS

What is claimed is:

1. In a base structure for a cathode of a flat panel display, said base structure formed with a first passivation layer, said first passivation layer having a thickness, a method of forming an array of cavities for cathodic emitters and corresponding gates for said cathode, said method comprising:
   depositing stick chromium;
   disposing a blanket coat over said base structure;
   implanting a plurality of iron tracks in said blanket coat;
   etching said gates; and
   etching said cavities for cathodic emitters corresponding to said iron tracks; wherein said method does not require deposition of a second passivation layer nor process steps corresponding to deposition thereof.

2. In an active area of a base structure for a cathode of a flat panel display, said base structure formed with a first passivation layer, said first passivation layer having a thickness, a method of forming an array of cavities for cathodic emitters and corresponding gates for said cathode, said method comprising:
   depositing stick chromium;
   disposing a blanket coat over said active area;
   implanting a plurality of indentations in said blanket coat;
etching said gates; and

etching said cavities for cathodic emitters corresponding to said indentations;

wherein said method does not require deposition of a second passivation layer nor process steps corresponding to deposition thereof.

3. In an active area of a base structure for a cathode of a flat panel display, said base structure formed with a first passivation layer, said first passivation layer having a thickness, a cathode base product formed by a process for fabricating an array of cavities for cathodic emitters and corresponding gates for said cathode, said process implementing a method comprising:

depositing stick chromium;

disposing a blanket coat over said active area;

implanting a plurality of indentations in said blanket coat;

etching said gates; and

etching said cavities for cathodic emitters corresponding to said indentations;

wherein said method does not require deposition of a second passivation layer nor process steps corresponding to deposition thereof.

4. The method as recited in Claim 1, 2, or 3, wherein said blanket coat comprises a polycarbonate material.

5. The method as recited in Claim 1, 2, or 3, wherein said implanting a plurality of iron tracks or indentations in said blanket coat comprises stochastic impinging with particles, said particles having a high kinetic energy.
6. The method as recited in Claim 1, 2, or 3, wherein said etching said gates and said etching said cavities for cathodic emitters corresponding to said indentations are performed by a gaseous etchant.

7. The method as recited in Claim 6, wherein said gaseous etchant comprises several gasses.

8. The method as recited in Claim 7, wherein said several gasses comprise a mixture of octafluorocyclobutane, carbon monoxide, argon and nitrogen.

9. The method as recited in Claim 1, 2, or 3, further comprising adjusting said thickness of said first passivation layer.
CONVENTIONAL ART

FIGURE 2
CONVENTIONAL ART

FIG. 4
CONVENTIONAL ART

FIG. 5

5/18
600

Start

1st Metallic Layer Deposited 601

1st Metallic Masked, Etched, & Stripped 602

Resistor Deposited 603

1st ILD Deposited 604

2nd Metallic Layer Deposited 605

2nd Metallic Layer Masked, Etched, & Stripped 606

Metallic Gate Deposited 607

Passivation Layers Deposited 608

Passivation Layer Masked, Etched, & Stripped 609

Stick Cr Deposited 610

Blanket Coat (polycarbonate) Deposited 611

Stochastically Impinge Surface with High Kinetic Energy Particles 612

Gate Cr Etched & Stripped 613

2nd Passivation Layer Masked 614

Cavity Etched & Photore sist Stripped 615

Cone Metal Deposited 616

Gate Square Masked, Etched, & Stripped 617

2nd ILD Deposited 618

Direct Via Layer Masked, Etched, & Stripped 619

Focus Waffle Layer Patterned & Stripped 620

Hole Drilled & Cap Oxide Wet Etch 621

Halo Etch & Cleaned 622

Retort Baked 623

Focus Metal Deposited 624

Done

Conventional Art

Fig. 6
Fig. 7A

M1 PAD AREA

Fig. 7B

M2 PAD AREA

Fig. 7C
Fig. 7D
Fig. 8A

ACTIVE AREA

Fig. 8B

M2 PAD AREA
800

- Start
- Deposit 2nd Metallic Layer 801
- Mask, Etch & Strip 2nd Metallic Layer 802
- Deposit Metallic Gate 803

Done

Fig. 8C
Start

Deposit SiNx Passivation Layer 901

Pattern Metallic Gate WITH Passivation Layer? 902

No

Etchant Selectivity High for Nitride? 903

Yes

Pattern SiNx Passivation Layer for Gaseous Etchant 904A

Etch SiNx Passivation Layer with Gaseous Etchant 905A

No

Pattern SiNx Passivation Layer (& Metallic Gate Features, If Selected) 904A

Etch SiNx Passivation Layer (& Metallic Gate Features, If Patterned) 905A

Etch SiO2 ILD in M1 Pad Area 906

Bake Photoresist 907

Dual Resistor Dry Etch In M1 Pad Area 908

Done
Start

Deposit Stick Cr 1010

Coat Surface with Blanket 1020

Impinge Surface with High Kinetic Energy Particles 1030

Etch Cr Gate & Strip Remaining Blanket 1040

Etch Cavity Within SiO2 ILD Layer with High Selectivity to SiNx Passivation Layer Using New Gas Chemistry (No Additional Passivation Layer Used) 1050

Done

Fig. 10D
Fig. 11D
Fig. 12C
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER
   IPC(7) : H01l 9/02
   US CL : 445/24, 50
   According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
   U.S. : 445/24, 50

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched
   NONE

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)
   NONE

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category *</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>US 3,882,303 A (BERNHAARDT) 16 March 1999 (16.03.1999) see column 4, line 18 through column 5, line 39.</td>
<td>1-7 and 9</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C. See patent family annex.

Special categories of cited documents:

- *"A"* document defining the general state of the art which is not considered to be of particular relevance
- *"E"* earlier application or patent published on or after the international filing date
- *"L"* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *"O"* document referring to an oral disclosure, use, exhibition or other means
- *"P"* document published prior to the international filing date but later than the priority date claimed
- *"T"* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *"X"* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *"Y"* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- *"&"* document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report
   04 FEB 2003

Name and mailing address of the ISA/US
   Commissioner of Patents and Trademarks
   Box PCT
   Washington, D.C. 20231
   Facsimile No. (703)305-3230

Authorized officer
   Kenneth J. Ramsey
   Telephone No. 703-308-0956

Form PCT/ISA/210 (second sheet) (July 1998)