(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
24 August 2006 (24.08.2006)

PCT

(10) International Publication Number
WO 2006/088644 A1

(51) International Patent Classification:
H04N 7/26 (2006.01)

(21) International Application Number:
PCT/US2006/003520

(22) International Filing Date: 1 February 2006 (01.02.2006)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/653,538 16 February 2005 (16.02.2005) US

(71) Applicant *(for all designated States except US)*: **THOMSON LICENSING** [FR/FR]; 46, Quai A. Le Gallo, F-92100 Boulogne-Billancourt (FR).

(72) Inventor; and

(75) Inventor/Applicant *(for US only)*: **DE LUCA, Michael, Anthony** [US/US]; 3 Sparhawk Drive, Burlington, MA 01803 (US).

(74) Agents: **TRIPOLI, Joseph, S.** et al.; Thomson Licensing Inc., Two Independence Way Suite 200, Princeton, NJ 08540 (US).


(81) Designated States *(unless otherwise indicated, for every kind of national protection available)*: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States *(unless otherwise indicated, for every kind of regional protection available)*: ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: AGILE DECODER



(57) Abstract: A decoder arrangement (10) includes a processor (12) programmed to decode multiple streams (111-11n), including multiple streams of different formats, In terms of functionality, the decoder arrangement includes a routing stage (13) routes each streams to different decoder stages (141-14n), each capable of decoding a stream of a particular format to yield an uncompressed stream at its output. Each of plurality of buffer stages (161-16n) stores a successive frame of an uncompressed stream output by an associated decoder stage. An output stage scales and the frames stored by the buffer stages to a common size for input to a display device (22).

WO 2006/088644 A1

AGILE DECODER

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority under 35 U.S.C. 119(e) to U.S. Provisional Patent Application Serial No 60/653538, filed February 16, 2005, the teachings of which are incorporated herein.

TECHNICAL FIELD

This invention relates to a decoder for decoding compressed streams.

BACKGROUND ART

Traditionally, video decoders have been hardware-based. In other words, typical video decoders take the form of discrete, stand-alone devices dedicated for this purpose. With hardware decoder implementations, decoding streams of different formats usually requires a different chipset for each stream type and relatively lengthy firmware downloads. Multiple chipsets can prove to be very costly and making firmware changes in real-time becomes impractical.

Thus a need exists for a decoder arrangement that overcomes the disadvantages of the prior art.

BRIEF SUMMARY OF THE INVENTION

Briefly, in accordance with a preferred embodiment of the present principles, there is provided a decoder for decoding at least first and second compressed streams. The decoder comprises first and second decoder stages, each capable of decoding a separate one of the at least first and second streams to yield first and second uncompressed streams, respectively. A routing stage routes the at least first and second streams to the at least first and second decoder stages, respectively. At least first and second buffer stages each store a separate one of the first and second uncompressed streams output by the first and second decoder stages. An

output stage combines the uncompressed streams stored by the at least first and second buffer stages.

In practice, the decoder arrangement of the present principles comprises a processor programmed with software to perform the function of each of the decoder stages. Software decoders allow for a high degree of customization and afford greater flexibility and control over the decoding process. Source video material used in non-linear editors (NLEs) can come from different sources and can undergo compression in different formats, such as MPEG2, DV, JPG2K for example. The material also can have different presentation sizes, for instance, standard definition NTSC vs. high-definition 1080i. The decoder arrangement of the present principles can decode video streams regardless of their native compression format or image size by making use of decoder stages capable of decoding different formats. The decoder arrangement of the present principles can decompress frames of different formats and compose the uncompressed frames onto a common "canvas." Further, with the availability of relatively inexpensive multiprocessor systems, the decoder arrangement of the present principles can execute on multiple parallel threads so that processing throughput can scale with the number and speed the available processors.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGURE 1 depicts a block schematic diagram of a decoder arrangement in accordance with a preferred embodiment of the present principles.

DETAILED DESCRIPTION

FIGURE 1 depicts a block schematic drawing of a decoder arrangement 10 in accordance with a preferred embodiment of the present principles for uncompressing a plurality of compressed video streams 11_1-11_n, where n is an integer greater than zero. In practice, one or more of the video streams 11_1-11_n can have a different format from the others. For example, one of the streams can take the form of an MPEG 2 stream, while another stream could take the form of a DV25 or DV50 stream. The particular format of each stream remains unimportant, as long as the particular format of the stream is known a priori.

In practice the decoder 10 of the present principles comprises a programmed processor 12, such as a microprocessor, microcomputer or the like, which operates in stages as described in greater detail below. When programmed to operate as a software decoder, the processor 12 will possess an input routing stage 13 that routes the compressed video streams 11_1-11_n to an appropriate one of a plurality of decoder stages 14_1-14_n depending of the compression format of the incoming stream. Each of decoder stages 14_1-14_n operates to de-compress an incoming of a particular format. Typical compression formats include MPEG 2, DV25, and DV50 for standard definition (SD) video, and MPEG 2, H.264-MPE4 AVC and D 100 for high definition video. Thus, depending on the composition of the compressed video streams 11_1-11_n, one or more of the decoder stages 14_1-14_n will have the capability of de-compressing video in one of the MPEG 2, DV25, and DV50 SD formats or in one of the MPEG 2, H.264-MPE4 AVC and DV 100 HD formats.

Upon receipt of an incoming one of the streams 11_1-11_n of a specific compression format, a decoder stage associated with that format will decode the stream to yield successive uncompressed frames. Each uncompressed frame output by a decoder stage undergoes storage in a corresponding one of presentation buffer stages 18_1-18_n, respectively, sized to receive the uncompressed frame. In practice, each of the presentation buffer stages 18_1-18_n holds a frame of a particular size which depends on the decompression format of its associated decoding stage. Typically, each of the presentation buffer stages 18_1-18_n will have one of the following standard sizes:

NTSC (720x480)

PAL (720x576)

1080i (1920x1080)

720p (1280x720)

Uncompressed SD frames will typically conform to either the NTSC or PAL format. Uncompressed HD frames, depending on their size, will undergo storage in a buffer stage capable of accommodating 1080i or 720p HD frames. If a decoded frame image does not conform to size of a presentation buffer stage, as can occur with some MPEG 2 video frames, the frame undergoes a clipping or cropping operation. For example, a 720 x 512 MPEG 2 frame will have 32 lines clipped before placed in presentation buffer stage.

A scaler 20 scales the frames read from each of the presentation buffer stages 18_1-18_n and also performs the required color space conversion associated with a video display

renderer 22. For example, if the video display renderer 22 has an input frame size of 1920 x 1080 pixels associated with 1080i HD frames, the scaler 20 will scale all frames to that size. Any frames smaller than 1920 x 1080 pixels will undergo up-conversion by the scaler 20. Conversely, if the video display renderer 22 has an input frame size of 720 x 480 pixels, then the scaler 20 will down-convert larger size frames.

The decoder arrangement 10 of FIG. 1 improves efficiency by affording temporal parallelism. With software-based decoder arrangements, reading the compressed video stream can involve time spent with disk access. Additionally, writing frames of the uncompressed output stream typically will involve time spent performing bus transfers to display hardware. Waiting for to complete such input/output (I/O) tasks to occur does not constitute an efficient use of processing cycles. The decoder arrangement 10 of the present principles makes use of the presentation buffers 18_1-18_n to decouple the decoding stages 14_1-14_n from the scaler 20 that performs the scaling and color space conversion. After a frame (N) undergoes decoding and storage in a presentation buffer, a decoder stage can decode the next frame (N+1) as the scaler 20 formats the now uncompressed frame (N) for output. A lock semaphore protects each presentation buffer stage to prevent one thread from overrunning the other.

As discussed above, the decoder arrangement 10 makes use of a processor 12 for executing a software based program for decoding a plurality of streams 11_1-11_n, typically, although not necessarily in serial fashion. Although FIG. 1 depicts the processor 12 as being dedicated to the decoding task, the processor could perform other operations in addition to decoding. Although not explicitly depicted in FIG. 1, the processor 12, when networked with other processors in a large system, could detect the number of other of processors available. If another processor besides processor 12 becomes available, then spatial parallelism becomes automatically enabled. Most video compression algorithms process an individual frame using a series of smaller sub-picture areas called macroblocks. The total number of macroblocks blocks can be divided among the available processors by creating multiple threads of execution. If the number of blocks for each processor remains less than the total number of blocks requiring decoding, then the time required to decode each frame is less. When using this method, each thread of execution is synchronized at the end of each frame to prevent image tearing.

The software-based decoding arrangement 10 affords several advantages are compared to stand-alone hardware decoders. For example, the decoder arrangement 10 can expand easily to support new compression standards as they become available since all that becomes necessary is a software update. In addition, individual 3rd-party CODEC components can be replaced if faster or better substitutes are found. Further, the decoder arrangement 10 can switch compression types on a video frame boundary, typically every 33 ms at NTSC rates and 40 ms at PAL rates to provide seamless decoding operations for all supported compression formats.

The foregoing describes a decoder arrangement for decoding video streams of different formats.

CLAIMS

1. A decoder arrangement for decoding at least first and second streams, comprising:

at least first and second decoder stages, each decoding a separate one of the at least first and second streams to yield at least first and second uncompressed streams;

a routing stage for routing a separate one of the at least first and second streams to the at least first and second decoding stages, respectively;

at least first and second buffer stages each storing a frame of a separate one of the first and second uncompressed streams, respectively, and

a scaler for scaling the frames from the first and second buffer stages to a common size.

2. The decoder arrangement of claim 1 wherein each of the at least first and second streams are encoded first and second formats, respectively, and wherein each of the at least first and second decoder stages have first and second decoding formats, each matching the first and second formats, respectively of the at least first an d second streams, respectively.

3. The decoder arrangement of claim 2 wherein the first encoding format comprises one of the MPEG 2, DV25, and DV50 for standard definition (SD) video, and MPEG 2, H.264-MPE4 AVC and DV 100 for high definition video.

4. The decoder arrangement of claim 2 wherein the second encoding format comprises one of the MPEG 2, DV25, and DV50 for standard definition (SD) video, and MPEG 2, H.264-MPE4 AVC and DV 100 for high definition video.

5. The decoder arrangement of claim 1 wherein the at least first and second presentation buffer stages have different sizes.

6. The decoder arrangement of claim 5 wherein the first and second presentation buffer stages have a size of one of 720x480 pixels, 720x576 pixels, 1920x1080 pixels or 1280x720 pixels.

7. The decoder arrangement of claim 1 wherein a lock semaphore prevents each of the at least one of the first and second presentation buffer stages from overrunning the other buffer stage.

8. The decoder arrangement of claim 1 wherein each of the at least first and second presentation buffer stages decouples an associated one of the at least first and second decoder stages from the scaler to permit each decoder stage to decode independently to operation in temporal parallelism.

9. The decoder arrangement of claim 1 wherein the scaler performs color space conversion.

10. A method for decoding at least first and second streams, comprising:

routing a separate one of the at least first and second streams for decoding;

decoding a separate one of the at least first and second streams to yield at least first and second uncompressed streams, respectively;

storing a frame of a separate one of the at least first and second uncompressed streams; and

scaling the stored frames of the first and second uncompressed streams to a common size.

11. The method according to claim 10 wherein each of the at least first and second streams are encoded first and second formats, respectively, and wherein the decoding step further comprises decoding the at least first and second streams using first and second decoding formats, respectively.


12. The method according to claim 10 wherein the first encoding format comprises one of the MPEG 2, DV25, and DV50 encoding formats for standard definition (SD) video, and MPEG 2, H.264-MPE4 AVC and DV 100 encoding formats for high definition video.

13. The method according arrangement of claim 2 wherein the second encoding format comprises one of the MPEG 2, DV25, and DV50 encoding formats for standard definition (SD) video, and MPEG 2, H.264-MPE4 AVC and DV100 encoding formats for high definition video.

14. The method according to claim 10 further comprising the step of decoupling encoding of the at least first and second streams from scaling of the stored streams.

15. The method according to claim 10 further comprising the step of performing color conversion on the stored frames.

16. The method according to claim 10 further comprising the step of decoding multiple streams in spatial parallelism.


DECODER
10
VIDEO DISPLAY RENDERER
22
PROCESSOR
12
SCALER AND COLOR CONVERTER
20
BUFFER PRESENTATION STAGES
18$_1$-18$_n$
CLIP/ CROP
MPEG2
DV25
DV50
DV100
DECODER STAGES
14$_1$-14$_n$
INPUT ROUTING STAGE
13
COMPRESSED VIDEO STREAMS
11

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2006/003520

A. CLASSIFICATION OF SUBJECT MATTER
INV. H04N7/26

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H04N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	BAHL P ET AL: "Software-only Compression, Rendering, and Playback of Digital Video" DIGITAL TECHNICAL JOURNAL, vol. 7, no. 4, 1995, XP002380237 the whole document	1-16
X	MPLAYER TEAM: "Mplayer - The Movie Player" WWW.MPLAYERHQ.HU, [Online] 7 February 2005 (2005-02-07), XP002380238 Retrieved from the Internet: URL:http://web.archive.org/web/20050207024755/http://mplayer.hq.hu/> [retrieved on 2006-05-09] paragraph [02.1] paragraph [02.2] paragraph [2.3.2.2]	1-16

-/--

[X] Further documents are listed in the continuation of Box C.

[X] See patent family annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
10 May 2006	29/05/2006

Name and mailing address of the ISA/	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Wahrenberg, A.

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2006/003520

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	ARAKAWA H ET AL: "Software architecture for flexible and extensible image decoding" SIGNAL PROCESSING. IMAGE COMMUNICATION, ELSEVIER SCIENCE PUBLISHERS, AMSTERDAM, NL, vol. 10, no. 1-3, July 1997 (1997-07), pages 235-248, XP004082709 ISSN: 0923-5965 the whole document	1-16
A	US 6 246 720 B1 (KUTNER MICHAEL ALAN ET AL) 12 June 2001 (2001-06-12) abstract	1-16
A	HUTTUNEN A ET AL: "Software decoding of HDTV" CONSUMER ELECTRONICS, 1999. ICCE. INTERNATIONAL CONFERENCE ON LOS ANGELES, CA, USA 22-24 JUNE 1999, PISCATAWAY, NJ, USA,IEEE, US, 22 June 1999 (1999-06-22), pages 52-53, XP010346666 ISBN: 0-7803-5123-1 the whole document	1-16
A	AKRAMULLAH S M ET AL: "PERFORMANCE OF SOFTWARE-BASED MPEG-2 VIDEO ENCODER ON PARALLEL AND DISTRIBUTED SYSTEMS" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, IEEE SERVICE CENTER, PISCATAWAY, NJ, US, vol. 7, no. 4, August 1997 (1997-08), pages 687-695, XP000694621 ISSN: 1051-8215 the whole document	1-16

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/US2006/003520

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6246720 B1	12-06-2001	AU 2615601 A	30-04-2001
		WO 0130063 A2	26-04-2001