



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H03H 7/24, H05K 1/16		A1	(11) International Publication Number: WO 98/09376
			(43) International Publication Date: 5 March 1998 (05.03.98)
<p>(21) International Application Number: PCT/IB97/00900</p> <p>(22) International Filing Date: 18 July 1997 (18.07.97)</p> <p>(30) Priority Data: 96202384.2 29 August 1996 (29.08.96) EP (34) Countries for which the regional or international application was filed: NL et al.</p> <p>(71) Applicant (for all designated States except US): PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).</p> <p>(71) Applicant (for SE only): PHILIPS NORDEN AB [SE/SE]; Kottbygatan 7, Kista, S-164 85 Stockholm (SE).</p> <p>(72) Inventor; and (75) Inventor/Applicant (for US only): VAN DER ZEE, Pieter [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).</p> <p>(74) Agent: KOPPEN, Jan; Internationaal Octrooibureau B.V., P.O. Box 220, NL-5600 AE Eindhoven (NL).</p>			<p>(81) Designated States: JP, KR, US, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p>Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i></p>
<p>(54) Title: FREQUENCY-INDEPENDENT VOLTAGE DIVIDER</p> <p>(57) Abstract</p> <p>A frequency-independent voltage divider comprises a series arrangement of resistors (R_1-R_{M+1}) connected between an input terminal (2) and a reference terminal (1) for receiving an input signal (V_i). An output terminal (3) for supplying an output signal is coupled to a tap of the series arrangement. The influence of parasitic capacitances (CP_1-CP_{M+1}) is eliminated by means of compensation capacitors ($CCMP_1$-$CCMP_M$).</p>			

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

FREQUENCY-INDEPENDENT VOLTAGE DIVIDER

The invention relates to a frequency-independent voltage divider comprising a reference terminal; an input terminal for receiving an input signal with respect to the reference terminal; an output terminal for supplying an output signal with respect to the reference terminal; and a series arrangement of resistors coupled between the input terminal and the reference terminal, which resistors are connected to one another in nodes, of which nodes at least one node is loaded by at least one respective parasitic capacitor coupled between the reference terminal and the at least one node, and of which nodes the at least one node is coupled to the input terminal via a respective compensation capacitor.

Such a frequency-independent voltage divider is known from the general state of the art. An example of this is an oscilloscope probe comprising a series arrangement of two resistors coupled between the input terminal and the reference terminal. The two series-connected resistors have their common node connected to the output terminal. The output terminal and the reference terminal are connected to an input of an oscilloscope. The input of the oscilloscope behaves substantially as a parasitic capacitance with respect to the oscilloscope probe. As a result of this, the oscilloscope probe in conjunction with the parasitic capacitance would behave not only as a voltage divider but also as a low-pass filter, if the oscilloscope had not been provided with a compensation capacitor coupled between the input terminal and the node common to the two series-connected resistors. Thus, a frequency-independent voltage divider is obtained when the oscilloscope probe is suitably dimensioned.

It is an object of the invention to provide an improved frequency-independent voltage divider.

To this end, according to the invention, a frequency-independent voltage divider of the type defined in the opening paragraph is characterized in that the series arrangement of resistors comprises at least three resistors, and the number of compensation capacitors is at least two. The series arrangement of resistors now has a plurality of nodes. At option, the output terminal can be connected to one of the nodes. It is also possible to take off a plurality of output signals at the same time by coupling different output terminals to different nodes. Thus, it is possible that a plurality of these different nodes are loaded by

a parasitic capacitor. It may be desirable that all the nodes provide output signals which are frequency-independent. The invention meets this requirement by the provision of a plurality of compensation capacitors.

The invention further relates to a frequency-independent voltage divider

5 comprising a reference terminal; an input terminal for receiving an input signal with respect to the reference terminal; an output terminal for supplying an output signal with respect to the reference terminal; and a conductor track having a first end and a second end coupled to the reference terminal and the input terminal, respectively, which conductor track has a tap coupled to the output terminal, and which conductor track is loaded by a distributed parasitic

10 capacitor constituted by the conductor track, a conductive substrate, which is coupled to the reference terminal, and an insulator, which isolates the conductor track electrically from the conductive substrate.

The invention is further characterized in that the frequency-independent voltage divider comprises a distributed compensation capacitor having one side coupled to the

15 input terminal and having another side coupled to the conductor track in a distributed fashion. The conductor track, the distributed parasitic capacitance, and the distributed compensation capacitance respectively correspond to the series arrangement of resistors, the parasitic capacitor, and the compensation capacitor. This correspondence can be understood when the conductor track is regarded as an infinite number of infinitesimal series-connected

20 resistors.

German Patent Specification DE 42 17 408 C1 describes a frequency-independent voltage divider which also comprises a conductor track and a distributed parasitic capacitance. However, it does not include a (distributed) compensation capacitor. The frequency-independent voltage divider shown therein operates in accordance with a

25 different principle. Figure 1 of said Patent Specification shows that not all the parasitic capacitors are coupled to the reference terminal. However, the parasitic capacitors coupled to the input terminal cannot be regarded as compensation capacitors in accordance with the present invention because they are not coupled to the nodes which are also coupled to parasitic capacitors.

The invention is further characterized in that the distributed compensation capacitor is constituted by the conductor track, a further conductor track, which covers the conductor track at least partly and is coupled to the input terminal, and a further insulator, which isolates the conductor track electrically from the further conductor track.

The invention is still further characterized in that the width of the further

conductor track is dependent upon the relative position of the conductor track with respect to the first end and the second end. Thus, it is achieved that by a suitable choice of the variation of the width of the further conductor track the output signal or output signals (in the case of a plurality of output terminals) is or are frequency-independent (only, of course, if 5 the input signal is frequency-independent), regardless of the relative position of the tap or taps on the conductor track with respect to the first end and the second end.

The invention will be described in more detail with reference to the accompanying drawings, in which:

Figure 1 shows a frequency-independent voltage divider as known from 10 the general state of the art;

Figure 2 shows a first embodiment of a frequency-independent voltage divider in accordance with the invention;

Figure 3 is a simplified cross-sectional view of an integrated resistor as known from the general state of the art;

15 Figure 4 is a plan view of a folded integrated resistor;

Figure 5 is a simplified cross-sectional view of an integrated frequency-independent voltage divider in accordance with the invention;

Figure 6 is a plan view of a second embodiment of a frequency-independent voltage divider in accordance with the invention; and

20 Figure 7 is a plan view of a third embodiment of a frequency-independent voltage divider in accordance with the invention.

In these Figures like parts or elements bear the same reference symbols.

Figure 1 shows a frequency-independent voltage divider as known from the general state of the art. The frequency-independent voltage divider has a reference 25 terminal 1, an input terminal 2, and an output terminal 3. The frequency-independent voltage divider further comprises a series arrangement of resistors R_1 , R_2 coupled between the input terminal 2 and the reference terminal 1. The resistors R_1 , R_2 are interconnected in a node, which is also connected to the output terminal 3. An input signal V_i is applied between the input terminal 2 and the reference terminal 1. An output signal is available between the 30 output terminal 3 and the reference terminal 1. However, it is also possible to take off the output signal between the input terminal 2 and the output terminal 3. Owing to a parasitic capacitor CP_1 coupled between the output terminal 3 and the reference terminal 1 the signal transfer, i.e. the ratio between the output signal and the input signal V_i , is dependent on the frequency of the input signal V_i . In order to prevent this, a compensation capacitor $CCMP_1$

is coupled between the input terminal 2 and the output terminal 3. The signal transfer is independent of the frequency of the input signal V_i if the mathematical relationship [1] is satisfied:

$$5 \quad R_1/R_2 = CP_1/CCMP_1 \quad [1]$$

Figure 2 shows a first embodiment of a frequency-independent voltage divider in accordance with the invention. The series arrangement of resistors comprises more than two resistors R_1-R_{M+1} . An arbitrary node of the series arrangement can be loaded by a 10 parasitic capacitor CP_k . A compensation capacitor $CCMP_k$ is coupled between the relevant arbitrary node and the input terminal 2. For the following explanation it is assumed that each node is loaded exclusively with one of the parasitic capacitors CP_1-CP_M and that each node is coupled exclusively to one of the compensation capacitors $CCMP_1-CCMP_M$. The capacitance value of the relevant parasitic capacitor CP_k and that of the relevant 15 compensation capacitor $CCMP_k$ is said to be zero in the case of a node which, in actual fact, is not loaded by a parasitic capacitor CP_k and which, as a consequence, does not require a compensation capacitor $CCMP_k$. The signal transfer to an arbitrary node is frequency-independent if for each sequence number k ($k = 1, 2, 3, \dots, M$) the mathematical relationship [2] is satisfied:

20

$$(R_1+R_2+ \dots R_k)/(R_{k+1}+R_{k+2}+ \dots R_{M+1}) = CP_k/CCMP_k \quad [2]$$

In order to clarify the mathematical relationship [2], it is assumed, by way of example, that the number of resistors is three, i.e. $M = 2$ and $k = 1, 2$. From the mathematical 25 relationship [2] it follows that relationships

$$R_1/(R_2+R_3) = CP_1/CCMP_1 \quad (k = 1) \text{ and}$$

$$(R_1+R_2)/R_3 = CP_2/CCMP_2 \quad (k = 2) \text{ should be satisfied.}$$

If the above criteria are met all the signal transfers from the input terminal to the nodes are frequency-independent of the input signal V_i . Therefore, it is possible to couple a plurality of 30 output terminals to a plurality of nodes in order to take off a plurality of (different) output signals which are all frequency-independent.

A frequency-independent voltage divider based on the inventive principle can be realized by means of an integrated resistor. This is because an integrated resistor may be regarded as an infinite number of infinitesimal series-connected resistors R_1-R_{M+1} (M

approximating to infinite).

Figure 3 is a simplified cross-sectional view of an integrated resistor as known from the general state of the art. The integrated resistor comprises a conductor track PS having a first end and a second end coupled to the reference terminal 1 and the input terminal 2, respectively. The conductor track PS has a tap coupled to the output terminal 3. The conductor track PS is isolated from a conductive substrate SBSTR by means of an isolator I, the substrate being coupled to the reference terminal 1. The conductor track PS, the isolator I, and the conductive substrate SBSTR can be formed by, for example, polysilicon, silicon dioxide, and doped silicon. The conductor track PS, the isolator I and the conductive substrate SBSTR form a distributed parasitic capacitor CP_1-CP_M , which loads the integrated resistor with respect to the reference terminal 1. The distributed parasitic capacitor CP_1-CP_M can be regarded as an infinite number of infinitesimal parasitic capacitors CP_1-CP_M (M approximating to infinite).

Figure 4 is a plan view of a folded integrated resistor.

Figure 5 is a simplified cross-sectional view of an integrated frequency-independent voltage divider in accordance with the invention. The conductor track PS can be a folded resistor as shown in Figure 4. The conductor track may also be constructed in another manner. In addition to the elements already shown in Figure 3, Figure 5 shows a further conductor track AL, coupled to the input terminal 2, and a further insulator FI, which isolates the conductor track PS electrically from the further conductor track AL. The further conductor track AL and the further insulator FI can be made of, for example, aluminum and silicon dioxide, respectively. The further conductor track AL, the further insulator FI, and the conductor track PS form a distributed compensation capacitor $CCMP_1-CCMP_M$ having one side coupled to the input terminal 2 and having its other side coupled to the conductor track PS in a distributed fashion.

Figure 6 is a plan view showing a second embodiment of a frequency-independent voltage divider in accordance with the invention. By way of example, it is assumed that the conductor track PS has a constant width d , as indicated in Figure 4, and that the insulator is of a homogeneous composition. This means that the sheet capacitance, i.e. the capacitance value per unit area, of the distributed parasitic compensation capacitor $CCMP_1-CCMP_M$ is the same anywhere between the conductor track PS and the conductive substrate SBSTR. Referring to Figure 2, this implies that the following holds:

$$CP_1 = CP_2 = \dots = CP_M$$

[3]

From Figure 2 and the mathematical relationship [2] it will be apparent that for a frequency-independent signal transfer the following requirement is to be met:

$$CCMP_1 > CCMP_2 > \dots > CCMP_M \quad [4]$$

5

For this purpose, it is required that (in the ideal case) the width D of the further conductor track AL increases from zero to infinite, viewed from right to left (in Figure 6). However, there is no point in making the width D so large that the further conductor track AL extends into an area underneath which the conductor track PS does not extend.

10 In an integrated circuit the available thin oxide and the available thick oxide can be used for the further insulator FI. Since a maximal capacitance value of the distributed compensation capacitor $CCMP_1-CCMP_M$ is required at the left in Figure 6, the choice for a thin oxide seems to be most obvious. However, as can be understood by means of Figure 2, the voltage drop across the part of the distributed compensation capacitor
15 $CCMP_1-CCMP_M$ is largest at the right-hand side of Figure 6 (close to the reference terminal 1). This justifies the choice of a thick oxide in view of the risk of breakdown of the thin oxide.

20 Figure 7 is a plan view of a third embodiment of a frequency-independent voltage divider in accordance with the invention. The above dilemma as regards the choice for the use of thin or thick oxide is solved by the use of thin oxide in the area A_1 and thick oxide in the area A_2 . The adapted variation in the thickness D of the further conductor track is a logical consequence of this.

25 A voltage divider in accordance with the invention can be used inter alia in conjunction with an amplifier circuit such as an operational amplifier. In the case of an integrated circuit a possible voltage dependence of the distributed parasitic capacitor CP_1-CP_M can be reduced by means of the so-termed double-sided resurf effect by creating a buried layer underneath the conductor track PS.

CLAIMS

1. A frequency-independent voltage divider comprising a reference terminal (1); an input terminal (2) for receiving an input signal (V_i) with respect to the reference terminal (1); an output terminal (3) for supplying an output signal with respect to the reference terminal (1); and a series arrangement of resistors (R_1, R_2) coupled between the input terminal (2) and the reference terminal (1), which resistors are connected to one another in nodes, of which nodes at least one node is loaded by at least one respective parasitic capacitor (CP_1) coupled between the reference terminal (1) and the at least one node, and of which nodes the at least one node is coupled to the input terminal (2) via a respective compensation capacitor ($CCMP_1$), characterized in that the series arrangement of resistors comprises at least three resistors (R_1-R_{M+1}), and the number of compensation capacitors ($CCMP_1-CCMP_M$) is at least two.
2. A frequency-independent voltage divider comprising a reference terminal (1); an input terminal (2) for receiving an input signal (V_i) with respect to the reference terminal (1); an output terminal (3) for supplying an output signal with respect to the reference terminal (1); and a conductor track (PS) having a first end and a second end coupled to the reference terminal (1) and the input terminal (2), respectively, which conductor track (PS) has a tap coupled to the output terminal (3), and which conductor track (PS) is loaded by a distributed parasitic capacitor (CP_1-CP_M) constituted by the conductor track (PS), a conductive substrate (SBSTR), which is coupled to the reference terminal (1), and an insulator (I), which isolates the conductor track (PS) electrically from the conductive substrate (SBSTR), characterized in that the frequency-independent voltage divider comprises a distributed compensation capacitor ($CCMP_1-CCMP_M$) having one side coupled to the input terminal (2) and having another side coupled to the conductor track (PS) in a distributed fashion.
3. A frequency-independent voltage divider as claimed in Claim 2, characterized in that the distributed compensation capacitor ($CCMP_1-CCMP_M$) is constituted by the conductor track (PS), a further conductor track (AL), which covers the conductor track (PS) at least partly and is coupled to the input terminal (2), and a further insulator (FI), which isolates the conductor track (PS) electrically from the further conductor track (AL).

4. A frequency-independent voltage divider as claimed in Claim 3, characterized in that the width of the further conductor track (AL) is dependent upon the relative position of the conductor track (PS) with respect to the first end and the second end.

1/3




FIG. 1




FIG. 2

2/3




FIG. 3




FIG. 4






FIG. 5

3/3.



1
INTERNATIONAL SEARCH REPORTInternational application No.
PCT/IB 97/00900

A. CLASSIFICATION OF SUBJECT MATTER

IPC6: H03H 7/24, H05K 1/16

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC6: H03H, H05K, H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE, DK, FI, NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WPI, JAPIO

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 4968901 A (STUART B. SHACTER), 6 November 1990 (06.11.90), column 2, line 1 - column 3, line 2, figure 4 --	1-4
A	DE 4217408 C1 (TEXAS INSTRUMENTS DEUTSCHLAND GMBH), 25 November 1993 (25.11.93), see the whole document -- -----	1-4

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" prior document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

27 January 1998

Date of mailing of the international search report

29.01.98

Name and mailing address of the ISA/
Swedish Patent Office
Box 5055, S-102 42 STOCKHOLM
Facsimile No. +46 8 666 02 86

Authorized officer

Victor Skoog
Telephone No. +46 8 782 25 00

INTERNATIONAL SEARCH REPORT
Information on patent family members

07/01/98

International application No.
PCT/IB 97/00900

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
US 4968901 A	06/11/90	DE	4015459 A	22/11/90
		FR	2647284 A,B	23/11/90
		GB	2233180 A,B	02/01/91
		GB	2263831 A,B	04/08/93
		JP	3006112 A	11/01/91
DE 4217408 C1	25/11/93	EP	0571814 A,B	01/12/93
		JP	6069745 A	11/03/94
		US	5600176 A	04/02/97