#### (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number WO 2014/051731 A1

(43) International Publication Date 3 April 2014 (03.04.2014)

(51) International Patent Classification: *H01L 21/20* (2006.01) *H01L 23/544* (2006.01)

(21) International Application Number:

PCT/US2013/045238

(22) International Filing Date:

11 June 2013 (11.06.2013)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 13/629,148 27 September 2012 (27.09.2012) US

- (71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, MS: RNB-4-150, Santa Clara, California 95054 (US).
- (72) Inventors: RADOSAVLJEVIC, Marko; 4129 NW Chaparral Terrace, Beaverton, Oregon 97006 (US). DEWEY, Gilbert; 920 SE 58th Avenue, Hillsboro, Oregon 97123 (US). CHU-KUNG, Benjamin; 2755 NW John Olsen Avenue, Apt. F69, Hillsboro, Oregon 97124 (US). BASU, Dipanjan; 1411 NE Carlaby Way, #99, Hillsboro, Oregon 97124 (US). GARDNER, Sanaz K.; 21167 NW Galice Lane, Apt. 308, Portland, Oregon 97229 (US). SURI, Satyarth; 476 NE Lenox Street, Hillsboro, Oregon 97124 (US). PILLARISETTY, Ravi; 925 NW Hoyt Street, Apt.

226, Portland, Oregon 97209 (US). MUKHERJEE, Niloy; 7732 NW Carrollon Drive, Beaverton, Oregon 97007 (US). THEN, Han Wui; 4836 NW 162nd Terrace, Portland, Oregon 97229 (US). CHAU, Robert S.; 8875 SW 171st Avenue, Beaverton, Oregon 97007 (US).

- (74) Agents: VINCENT, Lester J. et al.; Blakely Sokoloff Taylor & Zafman, 1279 Oakmead Parkway, Sunnyvale, California 94085 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,

[Continued on next page]

(54) Title: NON-PLANAR SEMICONDUCTOR DEVICE HAVING CHANNEL REGION WITH LOW BAND-GAP CLADDING LAYER




FIG. 2

(57) Abstract: Non-planar semiconductor devices having channel regions with low band-gap cladding layers are described. For example, a semiconductor device includes a vertical arrangement of a plurality of nanowires disposed above a substrate. Each nanowire includes an inner region having a first band gap and an outer cladding layer surrounding the inner region. The cladding layer has a second, lower band gap. A gate stack is disposed on and completely surrounds the channel region of each of the nanowires. The gate stack includes a gate dielectric layer disposed on and surrounding the cladding layer and a gate electrode disposed on the gate dielectric layer. Source and drain regions are disposed on either side of the channel regions of the nanowires.



TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, Published: KM, ML, MR, NE, SN, TD, TG).

— with it

— with international search report (Art. 21(3))

# NON-PLANAR SEMICONDUCTOR DEVICE HAVING CHANNEL REGION WITH LOW BAND-GAP CLADDING LAYER

### **TECHNICAL FIELD**

Embodiments of the invention are in the field of semiconductor devices and, in particular, non-planar semiconductor devices having channel regions with low band-gap cladding layers.

# **BACKGROUND**

5

10

15

20

25

30

35

For the past several decades, the scaling of features in integrated circuits has been a driving force behind an ever-growing semiconductor industry. Scaling to smaller and smaller features enables increased densities of functional units on the limited real estate of semiconductor chips. For example, shrinking transistor size allows for the incorporation of an increased number of memory devices on a chip, lending to the fabrication of products with increased capacity. The drive for ever-more capacity, however, is not without issue. The necessity to optimize the performance of each device becomes increasingly significant.

Semiconductor devices formed from group III-V material systems offer exceptionally high carrier mobility in the transistor channels due to low effective mass along with reduced impurity scattering. Such devices provide high drive current performance and appear promising for future low power, high speed logic applications. However, significant improvements are still needed in the area of group III-V material-based devices.

Additionally, in the manufacture of integrated circuit devices, multi-gate transistors, such as tri-gate transistors, or gate-all-around devices, such as nanowires, have become more prevalent as device dimensions continue to scale down. Many different techniques have been attempted to reduce junction leakage of such transistors. However, significant improvements are still needed in the area of junction leakage suppression.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A illustrates a cross-sectional view taken along a channel region of a conventional multi-wire semiconductor device.

Figure 1B is a plot showing a simulation of IOFF parameters for the semiconductor device of Figure 1A.

Figure 2 illustrates a cross-sectional view taken along a channel region of a multi-wire semiconductor device, in accordance with an embodiment of the present invention.

Figure 3 is a plot 300 representing a band structure of a nanowire with a cladding layer, in the form of energy (E) as a function of radius), in accordance with an embodiment of the present invention.

Figure 4 illustrates an angled view of a non-planar semiconductor device having a channel

region with a low band-gap cladding layer, in accordance with an embodiment of the present invention.

Figure 5A illustrates a three-dimensional cross-sectional view of a nanowire-based semiconductor structure having one or more channel regions with a low band-gap cladding layer, in accordance with an embodiment of the present invention.

Figure 5B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 5A, as taken along the a-a' axis, in accordance with an embodiment of the present invention.

Figure 5C illustrates a cross-sectional spacer view of the nanowire-based semiconductor structure of Figure 5A, as taken along the b-b' axis, in accordance with an embodiment of the present invention.

Figures 6A-6F illustrate three-dimensional cross-sectional views representing various operations in a method of fabricating a CMOS nanowire semiconductor structure, in accordance with an embodiment of the present invention.

Figure 7 illustrates a computing device in accordance with one implementation of the invention.

# **DESCRIPTION OF THE EMBODIMENTS**

5

10

15

20

25

30

35

Non-planar semiconductor devices having channel regions with low band-gap cladding layers are described. In the following description, numerous specific details are set forth, such as specific integration and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known features, such as integrated circuit design layouts, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale.

One or more embodiments described herein are directed to a non-planar semiconductor device having a channel region with a low band-gap cladding layer. In one such embodiment, a gate stack of the device fully surrounds a channel region (such as a nanowire or gate-all-around device), and the cladding layer is included at the entire perimeter of the channel region. In another such embodiment, the a gate stack of the device only partially surrounds a channel region (such as a tri-gate or fin-fet device), and the cladding layer is included at only a portion of the perimeter of the channel region. Such cladding layers may be included to reduce off-state parasitic leakage of the associated semiconductor device, e.g., for group III-V material semiconductor devices.

An important consideration for transistor scaling is controlling transistor off-state leakage (Ioff) which impacts stand-by power. To address this issue, in the past, the semiconductor industry has progressed towards thin-body (e.g., silicon-on-insulator, SOI) type structures, non-planar structures (e.g., finfets or tri-gates) and is contemplating nanowire devices. Embodiments described herein may employ band gap engineering to further improve transistor Ioff. Such improvements may become more critical when a semiconductor channel material is replaced with a high mobility material (such as group III-V materials) which traditionally have smaller band gaps. Smaller band gap materials may be more susceptible to Ioff issues. Nonetheless, band gap engineering may also be applicable to more conventional group IV semiconductors (e.g., Si, SiGe and Ge).

5

10

15

20

25

30

35

To aid in illustrating the above concepts, and to facilitate comparison with embodiments of the present invention, Figure 1A illustrates a cross-sectional view taken along a channel region of a conventional multi-wire semiconductor device. Referring to Figure 1A, a portion of a semiconductor device 100 includes two nanowire channel regions 102 and 104, e.g., group III-V material nanowires such as InGaAs nanowires. A gate stack 106 surrounds the two nanowire channel regions 102 and 104. The gate stack 106 includes a gate dielectric layer adjacent the two nanowire channel regions 102 and 104 and a gate electrode adjacent the gate dielectric layer (not individually shown), e.g., a high-k gate dielectric layer and a metal gate electrode.

Figure 1B is a plot showing a simulation of IOFF parameters for the semiconductor device 100. Referring to the plot of Figure 1B, the current in the off-state is nearly equally distributed through the volume of each nanowire, which is in contrast to the on-state when the current is confined to the perimeter of each nanowire.

In accordance with an embodiment, of the present invention, Ioff is reduced by reducing the available volume in one or more nanowires or three-dimensional bodies of a semiconductor device. In one such embodiment, although one such approach could include fabricating a hollow nanowire (e.g., a nano-pipe), instead band gap engineering is used to prevent current from flowing in the interior of the nanowire. Since the former hollowing approach may be difficult to implement, the latter approach may be preferred. In one such embodiment, an inner portion of a nanowire or other three-dimensional body has a higher band gap than an outer cladding layer at least partially surrounding the inner portion. In a specific embodiment, a low band gap cladding layer is used to confine current flow to a perimeter of the nanowire of three-dimensional body. It is to be understood that reference to a channel region in such embodiments includes both the inner higher band gap material and the outer lower band gap cladding layer.

As an example of the above cladding approach, Figure 2 illustrates a cross-sectional view taken along a channel region of a multi-wire semiconductor device, in accordance with an

embodiment of the present invention. Referring to Figure 2, a portion of a semiconductor device 200 includes two inner nanowire channel region portions 202 and 204, e.g., group III-V material inner nanowire channel region portions. The two inner nanowire channel region portions 202 and 204 are surrounded by a cladding layer 205, e.g., a group III-V material cladding layer (e.g., InGaAs) having a lower band gap than the material of the two inner nanowire channel region portions 202 and 204. Thus, as compared with semiconductor device 100, semiconductor device 200 includes the original III-V channel material as limited to the exterior of the nanowire, e.g., as the cladding layer, while interior is composed of a different, higher band gap, material. A gate stack 206 surrounds the cladding layer 205. The gate stack 206 includes a gate dielectric layer adjacent the cladding layer 205 and a gate electrode adjacent the gate dielectric layer (not individually shown), e.g., a high-k gate dielectric layer and a metal gate electrode. It is to be understood that although two nanowires are depicted in Figure 2, in alternate embodiments a single nanowire or greater than two nanowires may be used.

10

15

20

25

30

35

In an embodiment, since the material of the inner nanowire channel region portion 202 or 204 has larger band gap and band offsets than cladding layer 205, current flow is prevented in the inner region or interior of the channel region. That is, current flow is limited to the cladding layer 205. Such a cladding layer may be optimized for the mobility, effective mass and on-state performance of a nanowire (or other three-dimensional body) transistor with reduced off-state issues. On the other hand, the inner portion or layer may be optimized to reduce the current flow through that portion of the device, such as by increasing its band gap and band offsets relative to the cladding layer.

Figure 3 is a plot 300 representing a band structure of a nanowire with a cladding layer, in the form of energy (E) as a function of radius), in accordance with an embodiment of the present invention. Referring to plot 300, a smaller band gap in a cladding (outer) layer is optimized for transport (on-state) whereas an inner portion has a larger band gap to reduce current flow in the bulk of the nanowire.

Semiconductor device 200 (described above) or semiconductor devices 400 and 500 (described below) may be a semiconductor device incorporating a gate, a channel region and a pair of source/drain regions. In an embodiment, semiconductor device 200 (or 400 or 500) is one such as, but not limited to, a MOS-FET or a Microelectromechanical System (MEMS). In one embodiment, semiconductor device 200 (or 400 or 500) is a three-dimensional MOS-FET and is an isolated device or is one device in a plurality of nested devices. As will be appreciated for a typical integrated circuit, both N- and P-channel transistors may be fabricated on a single substrate to form a CMOS integrated circuit. Furthermore, additional interconnect wiring may be fabricated in order to integrate such devices into an integrated circuit.

As mentioned above, a cladding layer may be used for a nanowire device (see more detailed description in association with Figures 5A-5C below), but may also be used in other three-dimensional semiconductor devices (e.g., devices with protruding channel regions, such as in a tri-gate or FIN-FET based MOS-FETs). Furthermore, the cladding layer may completely surround an inner channel portion (e.g., Figures 5A-5C below), or may only partially surround an inner channel portion (e.g., one of the embodiments described below in association with Figure 4).

5

10

15

20

25

30

35

In a first example, Figure 4 illustrates an angled view of a non-planar semiconductor device having a channel region with a low band-gap cladding layer, in accordance with an embodiment of the present invention.

Referring to Figure 4, a semiconductor device 400 includes a hetero-structure 404 disposed above a substrate 402. The hetero-structure 404 includes a bottom barrier layer 428. A three-dimensional group III-V material body 406, such as a group III-V material body, with a channel region 408 is disposed above the bottom barrier layer 428. The three-dimensional body 406 includes an inner region 406A and a cladding layer 406B. A gate stack 418 is disposed to surround at least a portion of the channel region 408. The gate stack 418 includes a gate electrode 424 and a gate dielectric layer 420. The gate stack may further include dielectric spacers 460.

In an embodiment, not viewable from the perspective of Figure 4, the gate stack completely surrounds the channel region 408. In that embodiment, the cladding layer 406B may completely surround the inner region 406A, at least at the channel region 408. In another embodiment, however, the gate stack only partially surrounds the channel region 408. In that embodiment, the cladding layer 406B may also only partially surround the inner region 406A.

Source and drain regions 414/416 may be formed in or on portions of the three-dimensional body 406 not surrounded by gate stack 418. Furthermore, a top barrier layer may be included in those regions as well. Also, isolation regions 470 may be included. Although depicted in Figure 4 as being somewhat aligned with the bottom of the bottom barrier layer 428, it is to be understood that the depth of the isolation regions 470 may vary. Also, although depicted in Figure 4 as being somewhat aligned with the top of the bottom barrier layer 428, it is to be understood that the height of the isolation regions 470 may vary.

Substrate 402 may be composed of a material suitable for semiconductor device fabrication. In one embodiment, substrate 402 is a bulk substrate composed of a single crystal of a material which may include, but is not limited to, silicon, germanium, silicon-germanium or a III-V compound semiconductor material. In another embodiment, substrate 402 includes a bulk layer with a top epitaxial layer. In a specific embodiment, the bulk layer is composed of a single

crystal of a material which may include, but is not limited to, silicon, germanium, silicongermanium, a III-V compound semiconductor material or quartz, while the top epitaxial layer is composed of a single crystal layer which may include, but is not limited to, silicon, germanium, silicon-germanium or a III-V compound semiconductor material. In another embodiment, substrate 402 includes a top epitaxial layer on a middle insulator layer which is above a lower bulk layer. The top epitaxial layer is composed of a single crystal layer which may include, but is not limited to, silicon (e.g., to form a silicon-on-insulator (SOI) semiconductor substrate), germanium, silicon-germanium or a III-V compound semiconductor material. The insulator layer is composed of a material which may include, but is not limited to, silicon dioxide, silicon nitride or silicon oxy-nitride. The lower bulk layer is composed of a single crystal which may include, but is not limited to, silicon, germanium, silicon-germanium, a III-V compound semiconductor material or quartz. Substrate 402 may further include dopant impurity atoms.

Hetero-structure 404 include a stack of one or more crystalline semiconductor layers, such as a compositional buffer layer (not shown) with the bottom barrier layer 428 disposed thereon. The compositional buffer layer may be composed of a crystalline material suitable to provide a specific lattice structure onto which a bottom barrier layer may be formed with negligible dislocations. For example, in accordance with an embodiment of the present invention, the compositional buffer layer is used to change, by a gradient of lattice constants, the exposed growth surface of semiconductor hetero-structure 404 from the lattice structure of substrate 402 to one that is more compatible for epitaxial growth of high quality, low defect layers thereon. In one embodiment, the compositional buffer layer acts to provide a more suitable lattice constant for epitaxial growth instead of an incompatible lattice constant of substrate 402. In an embodiment, substrate 402 is composed of single-crystal silicon and the compositional buffer layer grades to a bottom barrier layer composed of a layer of InAlAs having a thickness of approximately 1 micron. In an alternative embodiment, the compositional buffer layer is omitted because the lattice constant of substrate 402 is suitable for the growth of a bottom barrier layer 428 for a semiconductor device.

The bottom barrier layer 428 may be composed of a material suitable to confine a wavefunction in a channel region formed thereon. In accordance with an embodiment of the present invention, the bottom barrier layer 428 has a lattice constant suitably matched to the top lattice constant of the compositional buffer layer, e.g., the lattice constants are similar enough that dislocation formation in the bottom barrier layer 428 is negligible. In one embodiment, the bottom barrier layer 428 is composed of a layer of approximately In0.65Al0.35As having a thickness of approximately 10 nanometers. In a specific embodiment, the bottom barrier layer 428 is composed of the layer of approximately In0.65Al0.35As is used for quantum confinement

in an N-type semiconductor device. In another embodiment, the bottom barrier layer 428 is composed of a layer of approximately In0.65Al0.35Sb having a thickness of approximately 10 nanometers. In a specific embodiment, the bottom barrier layer 428 composed of the layer of approximately In0.65Al0.35Sb is used for quantum confinement in a P-type semiconductor device.

5

10

15

20

25

30

35

In an embodiment, the three-dimensional body 406 includes the inner region 406A having a higher band gap than the cladding layer 406B. The choice of cladding layer 406B/inner region 406A combinations is in principle plentiful. For example, pairs that are lattice matched (or nearly lattice matched) in the group III-V material regime, including InGaAs/InP, GaAs/AlGaAs, InSb/AlInSb, may be used. Although many embodiments described herein are directed to group III-V material channel regions, other embodiments may include the use of Si/SiGe/Ge. For example, a low band gap Ge-rich cladding layer may be used together with a high band gap Sirich inner region. In general, cladding layer 406B may be composed of a material suitable to propagate a wave-function with low resistance. In an embodiment, cladding layer 406B is composed of groups III (e.g. boron, aluminum, gallium or indium) and V (e.g. nitrogen, phosphorous, arsenic or antimony) elements. In one embodiment, cladding layer 406B is composed of InAs or InSb. The cladding layer 406B may have a thickness suitable to propagate a substantial portion of a wave-function, e.g. suitable to inhibit a significant portion of the wavefunction from entering the inner region 406A. In an embodiment, cladding layer 406B has a thickness approximately in the range of 50 - 100 Angstroms. In the case of a group III-V material hetero-structure, the inner region 406B may be composed of the same material as a bottom barrier layer in the hetero-structure.

If a top barrier layer is used (not shown), the top barrier layer may be composed of a material suitable to confine a wave-function in a III-V material (or other low band gap material) body/channel region formed there under. In accordance with an embodiment of the present invention, a top barrier layer has a lattice constant suitably matched to the lattice constant of cladding layer 406B, e.g., the lattice constants are similar enough that dislocation formation in a top barrier layer is negligible. In one embodiment, a top barrier layer is composed of a layer of material such as, but not limited to, N-type InGaAs. Source and drain material regions, e.g., formed at locations 414 and 416, may be doped group III-V material region, such a more heavily doped structure formed from the same or similar material as a top barrier layer. In other embodiments, the source and drain regions are formed in body 406 at locations 414 and 416.

In an embodiment, referring again to Figure 4, the gate electrode 424 of gate electrode stack 418 is composed of a metal gate and the gate dielectric layer 420 is composed of a high-K material. For example, in one embodiment, the gate dielectric layer 420 is composed of a

material such as, but not limited to, hafnium oxide, hafnium oxy-nitride, hafnium silicate, lanthanum oxide, zirconium oxide, zirconium silicate, tantalum oxide, barium strontium titanate, barium titanate, strontium titanate, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate, or a combination thereof. Furthermore, a portion of gate dielectric layer 420 may include a layer of native oxide formed from the top few layers of the semiconductor body 406. In an embodiment, the gate dielectric layer 420 is composed of a top high-k portion and a lower portion composed of an oxide of a semiconductor material. In one embodiment, the gate dielectric layer 420 is composed of a top portion of hafnium oxide and a bottom portion of silicon dioxide or silicon oxy-nitride.

In one embodiment, the gate electrode 424 is composed of a metal layer such as, but not limited to, metal nitrides, metal carbides, metal silicides, metal aluminides, hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt, nickel or conductive metal oxides. In a specific embodiment, the gate electrode 524 is composed of a non-workfunction-setting fill material formed above a metal workfunction-setting layer.

10

15

20

25

30

35

In a second example, Figure 5A illustrates a three-dimensional cross-sectional view of a nanowire-based semiconductor structure having one or more channel regions with a low bandgap cladding layer, in accordance with an embodiment of the present invention. Figure 5B illustrates a cross-sectional channel view of the nanowire-based semiconductor structure of Figure 5A, as taken along the a-a' axis. Figure 5C illustrates a cross-sectional spacer view of the nanowire-based semiconductor structure of Figure 5A, as taken along the b-b' axis.

Referring to Figure 5A, a semiconductor device 500 includes one or more vertically stacked nanowires (504 set) disposed above a substrate 502. Embodiments herein are targeted at both single wire devices and multiple wire devices. As an example, a three nanowire-based devices having nanowires 504A, 504B and 504C is shown for illustrative purposes. For convenience of description, nanowire 504A is used as an example where description is focused on only one of the nanowires. It is to be understood that where attributes of one nanowire are described, embodiments based on a plurality of nanowires may have the same attributes for each of the nanowires.

Each of the nanowires 504 includes a channel region 506 disposed in the nanowire. The channel region 506 has a length (L). Referring to Figure 5B, the channel region also has a perimeter orthogonal to the length (L). Referring to both Figures 5A and 5B, a gate electrode stack 508 surrounds the entire perimeter of each of the channel regions 506. The gate electrode stack 508 includes a gate electrode along with a gate dielectric layer disposed between the channel region 506 and the gate electrode (not shown). The channel region 506 is discrete in that it is completely surrounded by the gate electrode stack 508 without any intervening material such

as underlying substrate material or overlying channel fabrication materials. Accordingly, in embodiments having a plurality of nanowires 504, the channel regions 506 of the nanowires are also discrete relative to one another, as depicted in Figure 5B.

5

10

15

20

25

30

35

In an embodiment, the channel region 506 includes the inner region 506A having a higher band gap than the cladding layer 506B. The choice of cladding layer 506B/inner region 506A combinations is in principle plentiful. For example, pairs that are lattice matched (or nearly lattice matched) in the group III-V material regime, including InGaAs/InP, GaAs/AlGaAs, InSb/AlInSb, may be used. Although many embodiments described herein are directed to group III-V material channel regions, other embodiments may include the use of Si/SiGe/Ge. For example, a low band gap Ge-rich cladding layer may be used together with a high band gap Sirich inner region. In general, cladding layer 506B may be composed of a material suitable to propagate a wave-function with low resistance. In an embodiment, cladding layer 506B is composed of groups III (e.g. boron, aluminum, gallium or indium) and V (e.g. nitrogen, phosphorous, arsenic or antimony) elements. In one embodiment, cladding layer 506B is composed of InAs or InSb. The cladding layer 506B may have a thickness suitable to propagate a substantial portion of a wave-function, e.g. suitable to inhibit a significant portion of the wavefunction from entering the inner region 506A. In an embodiment, cladding layer 506B has a thickness approximately in the range of 50 - 100 Angstroms. In the case of a group III-V material hetero-structure, the inner region 506B may be composed of the same material as a bottom barrier layer in the hetero-structure.

In an embodiment, the nanowires 504 may be sized as wires or ribbons (the latter described below), and may have squared-off or rounded corners. In an embodiment, the nanowires 504 are uniaxially strained nanowires. The uniaxially strained nanowire or plurality of nanowires may be uniaxially strained with tensile strain or with compressive strain, e.g., for NMOS or PMOS, respectively.

The width and height of each of the channel regions 506 is shown as approximately the same in Figure 5B, however, they need not be. For example, in another embodiment (not shown), the width of the nanowires 504 is substantially greater than the height. In a specific embodiment, the width is approximately 2-10 times greater than the height. Nanowires with such geometry may be referred to as nanoribbons. In an alternative embodiment (also not shown), the nanoribbons are oriented vertically. That is, each of the nanowires 504 has a width and a height, the width substantially less than the height. In an embodiment, the nanowires 504 may be sized as wires or ribbons, and may have squared-off or rounded corners.

Referring again to Figure 5A, each of the nanowires 504 also includes source and drain regions 510 and 512 disposed in the nanowire on either side of the channel region 504. A pair of

contacts 514 is disposed over the source/drain regions 510/512. In a specific embodiment, the pair of contacts 514 surrounds the entire perimeter of each of the source/drain regions 510/512, as depicted in Figure 5A. That is, in an embodiment, the source/drain regions 510/512 are discrete in that they are completely surrounded by the contacts 514 without any intervening material such as underlying substrate material or overlying channel fabrication materials. Accordingly, in such an embodiment having a plurality of nanowires 504, the source/drain regions 510/512 of the nanowires are also discrete relative to one another.

Referring again to Figure 5A, in an embodiment, the semiconductor device 500 further includes a pair of spacers 516. The spacers 516 are disposed between the gate electrode stack 508 and the pair of contacts 514. As described above, the channel regions and the source/drain regions are, in at least several embodiments, made to be discrete. However, not all regions of the nanowires 504 need be, or even can be made to be discrete. For example, referring to Figure 5C, nanowires 504A-504C are not discrete at the location under spacers 516. In one embodiment, the stack of nanowires 504A-504C have intervening semiconductor material 580 there between, such as germanium intervening between group III-V material nanaowires, or vice versa, as described below in association with Figures 6A-6F. In one embodiment, the bottom nanowire 504A is still in contact with a portion of substrate 502, e.g., in contact with an insulating layer portion disposed on a bulk substrate. Thus, in an embodiment, a portion of the plurality of vertically stacked nanowires under one or both of the spacers is non-discrete.

Although the device 500 described above is for a single device, e.g., an NMOS or a PMOS device, a CMOS architecture may also be formed to include both NMOS and PMOS nanowire-based devices disposed on or above the same substrate, e.g., as described in association with Figures 6A-6F, below.

Referring again to Figures 5A-5C, the substrate 502 may be composed of a material suitable for semiconductor device fabrication. In one embodiment, substrate 502 includes a lower bulk substrate composed of a single crystal of a material which may include, but is not limited to, silicon, germanium, silicon-germanium or a III-V compound semiconductor material. An upper insulator layer composed of a material which may include, but is not limited to, silicon dioxide, silicon nitride or silicon oxy-nitride is disposed on the lower bulk substrate. Thus, the structure 500 may be fabricated from a starting semiconductor-on-insulator substrate. As such, in one embodiment, the plurality of vertically stacked nanowires 504 is disposed above a bulk crystalline substrate having an intervening dielectric layer disposed thereon, as depicted in Figures 5A-5C. Alternatively, the structure 500 is formed directly from a bulk substrate and local oxidation is used to form electrically insulative portions in place of the above described upper insulator layer. As such, in another embodiment, the plurality of vertically stacked

nanowires 504 is disposed above a bulk crystalline substrate having no intervening dielectric layer disposed thereon. In another embodiment, a top barrier layer having a high band gap, such as a group III-V material barrier layer is used to isolate the bottom nanowire 504A from and underlying substrate.

5

10

15

20

25

30

35

In an embodiment, referring again to Figure 5A, the gate electrode of gate electrode stack 508 is composed of a metal gate and the gate dielectric layer is composed of a high-K material. For example, in one embodiment, the gate dielectric layer is composed of a material such as, but not limited to, hafnium oxide, hafnium oxy-nitride, hafnium silicate, lanthanum oxide, zirconium oxide, zirconium silicate, tantalum oxide, barium strontium titanate, barium titanate, strontium titanate, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, lead zinc niobate, or a combination thereof. Furthermore, a portion of gate dielectric layer may include a layer of native oxide formed from the top few layers of the nanowire 504. In an embodiment, the gate dielectric layer is composed of a top high-k portion and a lower portion composed of an oxide of a semiconductor material. In one embodiment, the gate dielectric layer is composed of a top portion of hafnium oxide and a bottom portion of silicon dioxide or silicon oxy-nitride.

In one embodiment, the gate electrode is composed of a metal layer such as, but not limited to, metal nitrides, metal carbides, metal silicides, metal aluminides, hafnium, zirconium, titanium, tantalum, aluminum, ruthenium, palladium, platinum, cobalt, nickel or conductive metal oxides. In a specific embodiment, the gate electrode is composed of a non-workfunction-setting fill material formed above a metal workfunction-setting layer.

In an embodiment, the spacers 516 are composed of an insulative dielectric material such as, but not limited to, silicon dioxide, silicon oxy-nitride or silicon nitride. The contacts 514 are, in an embodiment, fabricated from a metal species. The metal species may be a pure metal, such as nickel or cobalt, or may be an alloy such as a metal-metal alloy or a metal-semiconductor alloy (e.g., such as a silicide material).

Referring again to Figure 5A, each of the nanowires 550 also includes source and drain regions 510/512 disposed in or on the nanowire on either side of the channel regions 506. In an embodiment, the source and drain regions 510/512 are embedded source and drain regions, e.g., at least a portion of the nanowires is removed and replaced with a source/drain material region. However, in another embodiment, the source and drain regions 510/512 are composed of, or at least include, portions of the one or more nanowires 504.

It is to be understood that although the device 500 described above is for a single device, a CMOS architecture may also be formed to include both NMOS and PMOS nanowire-based devices disposed on or above the same substrate.

Thus, in another aspect, methods of fabricating nanowires with cladding layers are

provided. Figures 6A-6F illustrate three-dimensional cross-sectional views representing various operations in a method of fabricating a CMOS nanowire semiconductor structure, in accordance with an embodiment of the present invention.

5

10

15

20

25

30

35

A method of fabricating a nanowire semiconductor structure may, in an embodiment, include forming both a PMOS nanowire-based semiconductor device and an adjacent NMOS nanowire-based semiconductor device. Each device may be fabricated by forming a nanowire above a substrate. In a specific embodiment ultimately providing the formation of two nanowires for each of the NMOS and PMOS nanowire-based semiconductor devices, Figure 6A illustrates an initial structure 600 having a substrate 602 (e.g., composed of a bulk substrate 602A with an insulating or barrier layer 602B there on). A III-V material layer 604/germanium layer 606/ III-V material layer 608/germanium layer 610 stack is disposed on the stack 602. Of course, the ordering of such layers may be reversed.

Referring to Figure 6B, a portion of the III-V material layer 604/germanium layer 606/ III-V material layer 608/germanium layer 610 stack as well as a top portion of the insulator or barrier layer 602B is patterned into a fin-type structure 612, e.g., with a mask and plasma etch process. Thus, in an embodiment, a free surface is formed on either side of each of the III-V material and germanium layers by patterning to provide the fin-type structure 612.

In a specific example showing the formation of three gate structures, Figure 6C illustrates the fin-type structure 612 with three sacrificial gates 614A, 614B, and 614C disposed thereon. In one such embodiment, the three sacrificial gates 614A, 614B, and 614C are composed of a sacrificial gate oxide layer 616 and a sacrificial polysilicon gate layer 618 which are, e.g., blanket deposited and patterned with a plasma etch process.

Following patterning to form the three sacrificial gates 614A, 614B, and 614C, spacers may be formed on the sidewalls of the three sacrificial gates 614A, 614B, and 614C, doping may be performed in regions 620 of the fin-type structure 612 shown in Figure 6C (e.g., tip and/or source and drain type doping), and an interlayer dielectric layer may be formed to cover and then re-expose the three sacrificial gates 614A, 614B, and 614C. The interlayer dielectric layer may then be polished to expose the three sacrificial gates 614A, 614B, and 614C for a replacement gate, or gate-last, process. Referring to Figure 6D, the three sacrificial gates 614A, 614B, and 614C are exposed, along with spacers 622 and interlayer dielectric layer 624.

The sacrificial gates 614A, 614B, and 614C may then be removed, e.g., in a replacement gate or gate-last process flow, to expose channel portions of the fin-type structure 612. Referring to the left-hand portion of Figure 6E, in the case that the fin-type structure 612 is used to fabricate an NMOS device, the sacrificial gates 614A, 614B, and 614C are removed to provide trenches 626. Portions of the germanium layers 606 and 610 exposed by the trenches 626, as

well as exposed portions of the insulating or barrier layer 602B, are removed to leave discrete portions of the group III-V material layers 604 and 608. Referring to the right-hand portion of Figure 6E, in the case that the fin-type structure 612 is used to fabricate a PMOS device, the sacrificial gates 614A, 614B, and 614C are removed to provide trenches 628. Portions of the III-V material layers 604 and 608 exposed by the trenches 628 are removed to leave discrete portions of the germanium layers 606 and 610.

In an embodiment, referring to the right-hand portion of Figure 6E, the group III-V material layers 604 and 608 are etched selectively with a wet etch that selectively removes the group III-V material while not etching the germanium nanowire structures 606 and 610. In another embodiment, referring to the left-hand portion of Figure 6E, the germanium layers 606 and 610 are etched selectively with a wet etch that selectively removes the germanium while not etching the group III-V material nanowire structures 604 and 608. Thus, either the group III-V material layers may be removed from the fin-type structure 612 to form germanium channel nanowires, or the germanium layers may be removed from the fin-type structure 612 to form group III-V material channel nanowires.

The discrete portions of the group III-V material layers 604 and 608 (NMOS) or the germanium layers 606 and 610 (PMOS) shown in Figure 6E will, in one embodiment, ultimately become channel regions in a nanowire-based structure. Thus, at the process stage depicted in Figure 6E, channel engineering or tuning may be performed. For example, in one embodiment, the discrete portions of the group III-V material layers 604 and 608 shown in the left-hand portion of Figure 6E, or the discrete portions of the germanium layers 606 and 610 shown in the right-hand portion of Figure 6E, are thinned using oxidation and etch processes. Such an etch process may be performed at the same time the wires are separated by etching the opposing group III-V material or germanium layers. Accordingly, the initial wires formed from group III-V material layers 604 and 608, or from germanium layers 606 and 610, begin thicker and are thinned in subsequent processing. In addition to, or as an alternative to, the thinning, a low band gap cladding layer may be formed to surround one or more of the exposed channel regions. The cladding layers may be those as described above, e.g., cladding layers 205, 406B or 506B.

Following formation of the discrete channel regions as depicted in Figure 6E, high-k gate dielectric and metal gate processing may be performed and source and drain contacts may be added. In the specific example showing the formation of three gate structures over two group III-V material nanowires (NMOS) or over two germanium nanowires (PMOS), Figure 6F illustrates the structure following deposition of an NMOS gate stack 630 or a PMOS gate stack 632. The gate stacks may be composed of a high-k gate dielectric layer and an N-type or P-type metal gate electrode layer, respectively. Additionally, Figure 6F depicts the result of the subsequent

removal of the interlayer dielectric layer 624 after formation of the permanent gate stack. Contacts may be formed in the place of the interlayer dielectric layer 624 portions remaining in Figure 6E. In an embodiment, at some stage during the process of removing 624 and forming contacts 634, source and drain engineering may also be performed.

5

10

15

20

25

30

35

Thus, one or more embodiments described herein are targeted at active region arrangements having low band gap outer cladding layers. Although described above with respect to benefits for non-planar and gate-all-around devices, benefits may also be achieved for planar devices without gate wrap-around features. Thus, such arrangements may be included to form high mobility material-based transistors such as planar devices, fin or tri-gate based devices, and gate all around devices, including nanowire-based devices. It is to be understood that formation of materials such as the III-V material layers (or other high mobility, low band gap materials) described herein may be performed by techniques such as, but not limited to, chemical vapor deposition (CVD) or molecular beam epitaxy (MBE), or other like processes.

Figure 7 illustrates a computing device 700 in accordance with one implementation of the invention. The computing device 700 houses a board 702. The board 702 may include a number of components, including but not limited to a processor 704 and at least one communication chip 706. The processor 704 is physically and electrically coupled to the board 702. In some implementations the at least one communication chip 706 is also physically and electrically coupled to the board 702. In further implementations, the communication chip 706 is part of the processor 704.

Depending on its applications, computing device 700 may include other components that may or may not be physically and electrically coupled to the board 702. These other components include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), flash memory, a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).

The communication chip 706 enables wireless communications for the transfer of data to and from the computing device 700. The term "wireless" and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. The communication chip 706 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE

802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. The computing device 700 may include a plurality of communication chips 706. For instance, a first communication chip 706 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 706 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.

5

10

15

20

25

30

35

The processor 704 of the computing device 700 includes an integrated circuit die packaged within the processor 704. In some implementations of the invention, the integrated circuit die of the processor includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention. The term "processor" may refer to any device or portion of a device that processes electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.

The communication chip 706 also includes an integrated circuit die packaged within the communication chip 706. In accordance with another implementation of the invention, the integrated circuit die of the communication chip includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention.

In further implementations, another component housed within the computing device 700 may contain an integrated circuit die that includes one or more devices, such as MOS-FET transistors built in accordance with implementations of the invention.

In various implementations, the computing device 700 may be a laptop, a netbook, a notebook, an ultrabook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, the computing device 700 may be any other electronic device that processes data.

Thus, embodiments of the present invention include non-planar semiconductor devices having channel regions with low band-gap cladding layers.

In an embodiment, a semiconductor device includes a vertical arrangement of a plurality of nanowires disposed above a substrate. Each nanowire includes an inner region having a first band gap and an outer cladding layer surrounding the inner region. The cladding layer has a second, lower band gap. A gate stack is disposed on and completely surrounds the channel region of each of the nanowires. The gate stack includes a gate dielectric layer disposed on and surrounding the cladding layer and a gate electrode disposed on the gate dielectric layer. Source

and drain regions are disposed on either side of the channel regions of the nanowires.

5

10

15

20

25

30

35

In one embodiment, the cladding layer is composed of a material suitable to propagate a wave-function with low resistance.

In one embodiment, the inner region of each channel region is composed of a material suitable to substantially prevent current flow from source regions to drain regions.

In one embodiment, material pairs of the cladding layer and inner region are pairs such as, but not limited to, InGaAs/InP, GaAs/AlGaAs or InSb/AlInSb.

In one embodiment, the cladding layer is germanium-rich and the inner region is siliconrich.

In one embodiment, the cladding layer has a thickness suitable to propagate a substantial portion of a wave-function and to inhibit a significant portion of the wave-function from entering the inner region of each channel region.

In one embodiment, the cladding layer has a thickness approximately in the range of 50 - 100 Angstroms.

In one embodiment, the source and drain regions are formed within portions of each of the nanowires.

In one embodiment, the source and drain regions of each nanowire are discrete relative to one another, and the semiconductor device further includes a conductive source contact surrounding each of the discrete source regions and a conductive drain contact surrounding each of the discrete drain regions.

In one embodiment, the gate dielectric layer is a high-k gate dielectric layer, and the gate electrode is a metal gate electrode.

In an embodiment, a semiconductor device includes a hetero-structure disposed above a substrate and including a three-dimensional semiconductor body with a channel region. The channel region includes an inner region having a first band gap and an outer cladding layer at least partially surrounding the inner region. The cladding layer has a second, lower band gap. A gate stack is disposed on and at least partially surrounds the channel region. The gate stack includes a gate dielectric layer disposed on the cladding layer and a gate electrode disposed on the gate dielectric layer. Source and drain regions are disposed in the three-dimensional semiconductor body, on either side of channel region.

In one embodiment, the cladding layer completely surrounds the inner region of the channel region, and the gate stack completely surrounds the channel region.

In one embodiment, the cladding layer only partially surrounds the inner region of the channel region, and the gate stack only partially surrounds the channel region.

In one embodiment, the cladding layer is composed of a material suitable to propagate a

wave-function with low resistance.

5

10

15

20

25

30

35

In one embodiment, the inner region of the channel region is composed of a material suitable to substantially prevent current flow from source region to drain region.

In one embodiment, material pairs of the cladding layer and inner region are pair such as, but not limited to, InGaAs/InP, GaAs/AlGaAs or InSb/AlInSb.

In one embodiment, the cladding layer is germanium-rich and the inner region is siliconrich.

In one embodiment, the cladding layer has a thickness suitable to propagate a substantial portion of a wave-function and to inhibit a significant portion of the wave-function from entering the inner region of the channel region.

In one embodiment, the cladding layer has a thickness approximately in the range of 50 - 100 Angstroms.

In one embodiment, the gate dielectric layer is a high-k gate dielectric layer, and the gate electrode is a metal gate electrode.

In an embodiment, a semiconductor structure includes a first semiconductor device. The first semiconductor device includes a first vertical arrangement of a plurality of nanowires disposed above a substrate. Each nanowire includes an inner region having a first band gap and an outer cladding layer surrounding the inner region. The cladding layer has a second, lower band gap. A first gate stack is disposed on and completely surrounds the channel region of each of the nanowires. The first gate stack includes a gate dielectric layer disposed on and surrounding the cladding layer and a gate electrode disposed on the gate dielectric layer. Source and drain regions are disposed on either side of the channel regions of the nanowires of the first vertical arrangement of the plurality of nanowires. The semiconductor structure also includes a second semiconductor device. The second semiconductor device also includes a second vertical arrangement of a plurality of nanowires disposed above the substrate. A second gate stack is disposed on and completely surrounds the channel region of each of the nanowires. The second gate stack includes a gate dielectric layer and a gate electrode disposed on the gate dielectric layer. Source and drain regions are disposed on either side of the channel regions of the nanowires of the second vertical arrangement of the plurality of nanowires.

In one embodiment, the first semiconductor device is an NMOS device, and the second semiconductor device is a PMOS device.

In one embodiment, the cladding layer and inner region form a group III-V material heterojunction.

In one embodiment, each nanowire of the second semiconductor device includes a second inner region having a first band gap and a second outer cladding layer surrounding the second

inner region, the second cladding layer having a second, lower band gap.

In one embodiment, the cladding layer and the second cladding layer each is composed of a material suitable to propagate a wave-function with low resistance.

In one embodiment, the inner region and the second inner region each is composed of a material suitable to substantially prevent current flow from respective source regions to drain regions.

In one embodiment, material pairs of the cladding layer and inner region are pairs such as, but not limited to, InGaAs/InP, GaAs/AlGaAs or InSb/AlInSb, and the second cladding layer is germanium-rich and the second inner region is silicon-rich.

In one embodiment, each of the cladding layer and the second cladding layer has a thickness suitable to propagate a substantial portion of a wave-function and to inhibit a significant portion of the wave-function from entering the inner region and second inner region, respectively.

In one embodiment, each of the cladding layer and the second cladding layer has a thickness approximately in the range of 50 - 100 Angstroms.

In one embodiment, the gate dielectric layer of the first gate stack is a high-k gate dielectric layer, and the gate electrode of the first gate stack is an N-type metal gate electrode.

In one embodiment, the gate dielectric layer of the second gate stack is a high-k gate dielectric layer, and the gate electrode of the second gate stack is a P-type metal gate electrode.

5

10

15

### **CLAIMS**

5

10

What is claimed is:

1. A semiconductor device, comprising:

- a vertical arrangement of a plurality of nanowires disposed above a substrate, each nanowire comprising an inner region having a first band gap and an outer cladding layer surrounding the inner region, the cladding layer having a second, lower band gap;
- a gate stack disposed on and completely surrounding the channel region of each of the nanowires, the gate stack comprising a gate dielectric layer disposed on and surrounding the cladding layer and a gate electrode disposed on the gate dielectric layer; and source and drain regions disposed on either side of the channel regions of the nanowires.
- 2. The semiconductor device of claim 1, wherein the cladding layer comprises a material suitable to propagate a wave-function with low resistance.
- 3. The semiconductor device of claim 2, wherein the inner region of each channel region comprises a material suitable to substantially prevent current flow from source regions to drain regions.
- 4. The semiconductor device of claim 1, wherein material pairs of the cladding layer and inner region are selected from the group consisting of InGaAs/InP, GaAs/AlGaAs and InSb/AlInSb.
  - 5. The semiconductor device of claim 1, wherein the cladding layer is germanium-rich and the inner region is silicon-rich.
- 6. The semiconductor device of claim 1, wherein the cladding layer has a thickness suitable to propagate a substantial portion of a wave-function and to inhibit a significant portion of the wave-function from entering the inner region of each channel region.
- 7. The semiconductor device of claim 6, wherein the cladding layer has a thickness approximately in the range of 50 100 Angstroms.
  - 8. The semiconductor device of claim 1, wherein the source and drain regions are formed within portions of each of the nanowires.
- 9. The semiconductor device of claim 1, wherein the source and drain regions of each nanowire

are discrete relative to one another, the semiconductor device further comprising: a conductive source contact surrounding each of the discrete source regions; and a conductive drain contact surrounding each of the discrete drain regions.

- 5 10. The semiconductor device of claim 1, wherein the gate dielectric layer is a high-k gate dielectric layer, and the gate electrode is a metal gate electrode.
  - 11. A semiconductor device, comprising:

10

15

30

- a hetero-structure disposed above a substrate and comprising a three-dimensional semiconductor body with a channel region comprising an inner region having a first band gap and an outer cladding layer at least partially surrounding the inner region, the cladding layer having a second, lower band gap;
  - a gate stack disposed on and at least partially surrounding the channel region, the gate stack comprising a gate dielectric layer disposed on the cladding layer and a gate electrode disposed on the gate dielectric layer; and
  - source and drain regions disposed in the three-dimensional semiconductor body, on either side of channel region.
- 12. The semiconductor of claim 11, wherein the cladding layer completely surrounds the inner region of the channel region, and the gate stack completely surrounds the channel region.
  - 13. The semiconductor of claim 11, wherein the cladding layer only partially surrounds the inner region of the channel region, and the gate stack only partially surrounds the channel region.
- 25 14. The semiconductor device of claim 11, wherein the cladding layer comprises a material suitable to propagate a wave-function with low resistance.
  - 15. The semiconductor device of claim 14, wherein the inner region of the channel region comprises a material suitable to substantially prevent current flow from source region to drain region.
  - 16. The semiconductor device of claim 11, wherein material pairs of the cladding layer and inner region are selected from the group consisting of InGaAs/InP, GaAs/AlGaAs and InSb/AlInSb.
- 35 17. The semiconductor device of claim 11, wherein the cladding layer is germanium-rich and the

inner region is silicon-rich.

5

18. The semiconductor device of claim 11, wherein the cladding layer has a thickness suitable to propagate a substantial portion of a wave-function and to inhibit a significant portion of the wave-function from entering the inner region of the channel region.

- 19. The semiconductor device of claim 18, wherein the cladding layer has a thickness approximately in the range of 50 100 Angstroms.
- 10 20. The semiconductor device of claim 11, wherein the gate dielectric layer is a high-k gate dielectric layer, and the gate electrode is a metal gate electrode.






FIG. 1A





FIG. 2







FIG. 3







FIG. 5A








FIG. 6A









FIG. 6D






FIG. 6F

PCT/US2013/045238 11/11




FIG. 7

International application No. **PCT/US2013/045238** 

#### A. CLASSIFICATION OF SUBJECT MATTER

H01L 21/20(2006.01)i, H01L 23/544(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) H01L 21/20; H01L 21/84; H01L 27/088; H01L 21/336; H01L 23/482; H01L 29/775; H01L 23/544

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) eKOMPASS(KIPO internal) & Keywords: nanowire, gate, channel, cladding layer and band gap

#### C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 8110471 B2 (SUNGYOUNG LEE et al.) 07 February 2012 See column 7, lines 26–65, claims 1-3 and figures 4A-7.	1-20
A	US 2010-0096704 A1 (HORNG-CHIN LIN et al.) 22 April 2010 See paragraphs [0017]-[0027], claims 1-10 and figures 1-6.	1-20
A	US 2012-0007051 A1 (SARUNYA BANGSARUNTIP et al.) 12 January 2012 See paragraphs [0037]-[0043], claims 1-5 and figures 3A-3B.	1-20
A	US 2012-0138888 A1 (JOSEPHINE CHANG et al.) 07 June 2012 See paragraphs [0049]-[0072], claim 1 and figures 4-16.	1-20
A	W.W. FANG et al. `Vertically Stacked SiGe Nanowire Array Channel CMOS Transistors` IEEE Electron Device Letters, March 2007, Volume: 28, Issue: 3, pages 211-213, ISSN 0741-3106 See page 211, left column, line 19 - right column, line 7 and figure 1.	1-20

		Further documents are listed in the continuation of Box C.
--	--	--



See patent family annex.

- \* Special categories of cited documents:
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier application or patent but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)
- 'O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

18 November 2013 (18.11.2013)

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

18 November 2013 (18.11.2013)

Name and mailing address of the ISA/KR



Korean Intellectual Property Office 189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan City, 302-701, Republic of Korea

Facsimile No. +82-42-472-7140

Authorized officer

CHOI, Sang Won

Telephone No. +82-42-481-8291



# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2013/045238

US 8110471 B2 07/02/2012 CN CN JF KR TW US US 2010-0096704 A1 22/04/2010 JF	1855390 A 01/11/2006 1855390 B 21/07/2010 2006-270107 A 05/10/2006 10-0594327 B1 21/06/2006 1305385 A 11/01/2009 2006-0216897 A1 28/09/2006 2010-0068862 A1 18/03/2010 7642578 B2 05/01/2010
CN JF KR TW US US US US	1855390 B       21/07/2010         2006-270107 A       05/10/2006         10-0594327 B1       21/06/2006         1305385 A       11/01/2009         2006-0216897 A1       28/09/2006         2010-0068862 A1       18/03/2010
	1012010 02 00/01/2010
TW TW	2009-076938 A       09/04/2009         4934662 B2       16/05/2012         201017769 A       01/05/2010         1380376 B       21/12/2012         7977755 B2       12/07/2011
S 2012-0007051 A1 12/01/2012 No	ne
CN JP KR US US	101894842 A       24/11/2010         101894842 B       12/09/2012         2010-272859 A       02/12/2010         10-2010-0126188 A       01/12/2010         2010-295021 A1       25/11/2010         8084308 B2       27/12/2011         8466451 B2       18/06/2013