Office de la Propriété Intellectuelle du Canada

Un organisme d'Industrie Canada

Canadian Intellectual Property Office

An agency of Industry Canada

CA 2435607 A1 2002/07/25

(21) 2 435 607

(13) **A1**

(12) DEMANDE DE BREVET CANADIEN CANADIAN PATENT APPLICATION

(86) Date de dépôt PCT/PCT Filing Date: 2002/01/22

(87) Date publication PCT/PCT Publication Date: 2002/07/25

(85) Entrée phase nationale/National Entry: 2003/07/22

(86) N° demande PCT/PCT Application No.: US 2002/001969

(87) N° publication PCT/PCT Publication No.: 2002/058162


(30) Priorité/Priority: 2001/01/22 (09/766,797) US

- (51) CI.Int.⁷/Int.CI.⁷ H01L 21/20, H01L 21/205, H01L 31/18, H01L 31/0304
- (71) Demandeur/Applicant: HONEYWELL INTERNATIONAL INC., US
- (72) Inventeurs/Inventors:
 JOHNSON, RALPH H., US;
 BIARD, JAMES R., US;
 GUENTER, JAMES K., US

(74) Agent: GOWLING LAFLEUR HENDERSON LLP

(54) Titre: PHOTODIODE METAMORPHIQUE A GRANDE VITESSE ET A GRANDE LONGUEUR D'ONDE

(54) Title: METAMORPHIC LONG WAVELENGTH HIGH-SPEED PHOTODIODE



(57) Abrégé/Abstract:

A method and apparatus for fabricating a metamorphic long-wavelength, high-speed photodiode, wherein a buffer layer matching a substrate lattice constant is formed at normal growth temperatures and a thin grading region which grades past the desired lattice constant is configured at a low temperature. A reverse grade back is performed to match a desired lattice constant. Thereafter, a thick layer is formed thereon, based on the desired lattice constant. Annealing can then occur to isolate dislocated mater5ial in a grading layer and a reverse grading layer. Thereon a strained layer superlattice substrate is created upon which a high-speed photodiode can be formed. Implant or diffusion layers grown in dopants can be formed based on materials, such as Be, Mg, C, Te, Si, Se, Zn, or others a metal layer can be formed over a cap above a P+ region situated directly over an N-active region. The active region also includes a p-doped region. The high-speed photodiode can thus be formed utilizing GaAs, or other substrate material, such as germanium and silicon.





(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 25 July 2002 (25.07.2002)

PCT

(10) International Publication Number WO $02/058162\ A2$

(51) International Patent Classification⁷:

H01L 31/00

(21) International Application Number: PCT/US02/01969

(22) International Filing Date: 22 January 2002 (22.01.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 09/766,797 22 January 2001 (22.01.2001) US

- (71) Applicant: HONEYWELL INTERNATIONAL INC. [US/US]; 101 Columbia Road, P.O. Box 2245, Morristown, NJ 07960 (US).
- (72) Inventors: JOHNSON, Ralph, H.; 211 Ridgeview, Murphy, TX 75094 (US). BIARD, James, R.; 207 Martha Manor, Richardson, TX 75081 (US). GUENTER, James, K.; 214 Coral Ridge Road, Garland, TX 75044 (US).


- (74) Agents: CRISS, Roger, H. et al.; Honeywell International Inc., 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).
- (81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:


without international search report and to be republished upon receipt of that report

[Continued on next page]

(54) Title: METAMORPHIC LONG WAVELENGTH HIGH-SPEED PHOTODIODE



(57) Abstract: A method and apparatus for fabricating a metamorphic long-wavelength, high-speed photodiode, wherein a buffer layer matching a substrate lattice constant is formed at normal growth temperatures and a thin grading region which grades past the desired lattice constant is configured at a low temperature. A reverse grade back is performed to match a desired lattice constant. Thereafter, a thick layer is formed thereon, based on the desired lattice constant. Annealing can then occur to isolate dislocated mater5ial in a grading layer and a reverse grading layer. Thereon a strained layer superlattice substrate is created upon which a high-speed photodiode can be formed. Implant or diffusion layers grown in dopants can be formed based on materials, such as Be, Mg, C, Te, Si, Se, Zn, or others a metal layer can be formed over a cap above a P+ region situated directly over an N-active region. The active region also includes a p-doped region. The high-speed photodiode can thus be formed utilizing GaAs, or other substrate material, such as germanium and silicon.



7007/058162

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

METAMORPHIC LONG WAVELENGTH HIGH-SPEED PHOTODIODE

BACKGROUND OF THE INVENTION

The present invention relates to semiconductor devices and methods for manufacturing the same. The present invention also relates to photodiode devices and methods for manufacturing the same. The present invention additionally relates to high-speed, long-wavelength photodiode devices and improved methods for manufacturing the same. The present invention further relates to techniques for growing semiconductor photodiode devices on substrates.

With the rapid development of lightwave communications, low-cost, high-performance optical photodiodes are required for a variety of system applications. Photodiodes are p-n junction semiconductor devices that produce a significant photocurrent when illuminated. Photodiodes operate based on principals of photoconductivity, which is an enhancement of the conductivity of p-n semiconductor junctions due to the absorption of electromagnetic radiation. Photoconductivity may result from the action of radiation in the visible portion of the spectrum in some materials.

20

25

30

10

15

There are two main classes of photodiodes currently in use today. These are depletion-layer diodes and avalanche diodes. Depletion-layer photodiodes are based on a reverse-biased p-n junction configuration operated below a particular breakdown voltage. When exposed to electromagnetic radiation of a desired wavelength, excess charge carriers may be produced as a result of absorption. Such carriers may be formed as electron-hole pairs. Those electron-hole pairs generated in or near to a depletion layer at a junction, cross the junction and produce a photocurrent. Avalanche diodes are based on reverse-biased p-n junction diodes operated at voltages above the breakdown voltage. Current multiplication of electron-hole pairs, generated by incident electromagnetic radiation, occurs due to the "avalanche process," well known in the

photodiode arts.

10

15

20

25

30

Semiconductor photodiodes can be constructed from any semiconductor and are typically constructed from single crystal silicon wafers similar to those utilized in the manufacture of integrated circuits. Long-wavelength (e.g., 1310 nm and 1550 nm) photodiodes are typically made from InGaAs with nominally the same lattice constant as Indium Phosphide (InP).

Currently, long-wavelength (about 1200 nm – 1650 nm), high-speed photodiodes are all grown on Indium Phosphide (InP) substrates. The integration of receiver photodiode components operating in the long-wavelength range necessitates the utilization of Indium Gallium Arsenide (InGaAs) p-i-n photodetectors and, hence, a technology based on InP substrates in order to avoid strained layers, which cause misfit dislocations due to the lattice mismatch. Unlike Silicon (Si) and Gallium Arsenide (GaAs), however, InP is not as well established and is very fragile. In addition, InP substrates are expensive and not available in sizes as large as GaAs or Si. Finally, gas phase epitaxial growth on InP requires the use of phosphine, which is often not available on particular epitaxial systems and causes several technical problems.

FIG. 1 depicts a cross-sectional view of a prior art monolithic integrated photoreceiver to illustrate prior art photodiode fabrication techniques. As shown in FIG. 1, a photoreceiver 100 may detect and amplify optical beam 50, which impinges on p-i-n photodiode 23 at a wavelength λ_s , which can be chosen to be greater than 1.0 μ m because, among other reasons, the InP semiconductor may be transparent for those wavelengths. Such an integrated photoreceiver may afford materials compatibility and separate optimization control over the photonics and electronics functions because each device is electrically isolated as well as physically separated from the others. It is important to note, however, that despite materials compatibility and separate optimization control, such a device is relatively expensive, fragile, and difficult to process, requiring complicated integration into components. It should be

noted that the semiconductor layers underlying the HBT, while structurally adapted for forming a photodiode, are not electrically or optically active.

In the prior art photoreceiver structure illustrated in FIG. 1, the photodiode and heterostructure bipolar transistor have semiconductor layers selected from the InP/InGaAs material system and grown over a non-patterned Fe doped InP substrate.

Standard fabrication techniques, including metalorganic vapor phase epitaxy (MOVPE), selective wet chemical etching, reactive ion etching and contact metallization, may be utilized to fabricate the prior art illustrated in FIG. 1. These fabrication techniques are well known to those persons of ordinary skill in the art and, thus, are not discussed in detail here.

10

15

20

25

30

The prior art device illustrated in FIG. 1 may be epitaxially grown on a planar Fe doped <001> oriented InP substrate 10. The p-i-n epilayers comprise a 4000 Å thick InP layer 20, a 1.0 µm thick InGaAs layer 21, and a 4000 Å thick InP layer 22, which may be grown on semi-insulating substrate 10 by MOVPE. Semiconductor layers 20, 21, and 22 thus may form p-i-n photodiode 23.

The epitaxial layers of heterostructure bipolar transistor (HBT) 24 can be grown over the entire structure, such that no intervening processing exists between the deposition of each epilayer. That is, the growth run may be continuous and uninterrupted. HBT 24 may comprise a sub-collector layer 25, collector layer 26, base layer 27, emitter layer 28, and an emitter cap layer 29. It should be noted that HBT 24 may be configured as a single heterostructure device, while photodetector 23 may possess a photoabsorbing layer 21.

After the growth of the photodiode and heterostructure bipolar transistor epitaxial layers, wet chemical etching can be performed to realize the mesa structures thereof. In association with the wet chemical etch, photoresist patterning can be oriented 45

degrees to the [001] and [001] crystallographic direction planes in order to maintain the geometrical shape of the mesa structure. Alternatively stated, the line features of the devices, that is, photodiode 23 and HBT 24, can be delineated so that they are 45 degrees to the [001] and [001] direction planes.

5

Conventional ohmic contacts, such as AuGe/Au and AuZn/Au, may be deposited on the lateral edges of the mesa in order to provide ohmic contacts 31, 32, 33, and 34 to layer 20, subcollector layer 25, base layer 27, and emitter cap layer 29, respectively. It should be noted that standard metallic deposition techniques can be employed in at said fabricating the ohmic contact. Additionally, for photodetector 23, an annular alloyed ohmic contact 30 may provide contact to layer 22. Annular ohmic contact 30 may be formed by standard photolithographic, including evaporation and lift-off techniques well between known in the art.

15

20

10

To reflect any unabsorbed optical beam 50 back into photoabsorbing region 21 and, thus, increase the quantum efficiency, a non-alloyed Cr/Au metal contact 36 can be deposited in the annular opening of contact 30. After planarization and passivation, such as by using a spun-on polyimide 35, reactive ion etching of the polyimide in an oxygen plasma may be employed to open windows therein in order to facilitate attaching leads, not shown, to the ohmic contacts. After fabrication, substrate 10 may be thinned and polished in order to permit backside illumination.

25 si

30

Based on the foregoing, those skilled in the art can appreciate that prior art manufacturing methods for semiconductor devices, such as photodiodes grown on InP substrates, are expensive, fragile, difficult to process, and additionally difficult to build into components. Such processing complexity also results in inefficiencies and increased manufacturing expenses. In view of reducing the processing complexity, it is, therefore, desirable to develop an alternative technique for forming high-speed photodiodes and devices based on high-speed photodiodes, such as photoreceivers. The present inventors have developed a technique and devices thereof, disclosed

herein, which overcome the inefficiencies inherent in the manufacturing of prior art semiconductor devices.

The state of the s

·

ne ver el mandi la local de mandi el médica di la medica de la medica de la composició de la composició de la Mandia de la la la composició de la medica de la medica de la composició de la composició de la composició de

entry of the control of the control of the state of the state of the state of the control of the

And the second of the second o

BRIEF SUMMARY OF THE INVENTION

The following summary of the invention is provided to facilitate an understanding of some of the innovative features unique to the present invention and is not intended to be a full description. A full appreciation of the various aspects of the invention can be gained by taking the entire specification, claims, drawings, and abstract as a whole.

It is an aspect of the present invention to provide a high-speed photodiode grown and the contract of a substrate.

10

20

25

30

It is another aspect of the present invention to provide methods for growing aspect of high-speed photodiode on a substrate:

It is yet another aspect of the present invention to provide a long wavelength or named photodiode grown on GaAs.

1.5

It is still another aspect of the present invention to provide a metamorphic long-or aspect wavelength, high-speed photodiode formed utilizing a superlattice containing substrate of partial and metamorphic epitaxial growth techniques.

The above and other aspects are achieved as is now described. Aimethod and apparatus for fabricating a metamorphic long-wavelength, high-speed photodiode is thus disclosed, wherein a buffer layer matching the substrate lattice constant can be formed at normal growth temperatures and a thin graded region which grades past the desired lattice constant is configured at a low temperature. Upon this graded region, a thin layer can be configured again at low temperatures whose lattice constant is the end lattice constant of the grade and is past the desired lattice constant.

A reverse grade back can then be performed to match the desired lattice constant. Thereafter, a thick layer is formed thereon, based on the desired lattice constant. Annealing can then occur to isolate dislocated material in the graded layer, the reverse

graded layer and the layer therebetween. A strained layer superlattice can be then formed thereon, on which a high-speed photodiode can be formed. The strained layer superlattice further isolates the photodiode from the misfit dislocations caused by the metamorphic transition. Note that the terms "graded layer" and "grading layer" are generally synonymous and may be utilized herein interchangeably.

Upon the strained layer superlattice, the photodiode structure can be created. Implant or diffusion layers can be formed based on materials, such as Be, Mg, C, Si, Se, Te, S or Zn. A metal layer can be formed over a cap etch above a P+ region situated 10 indirectly over an N-active region. The high-speed photodiode can thus be formed on the GaAs, which is much cheaper, less fragile and readily configurable into components. " Formation of the photodiode can be accomplished utilizing MOCVD as the epitaxial in the growth technique, although those skilled in the art can appreciate that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that other growth a little of the second contract that the second contract that the second contract the second contract the second contract that the second contract the second contract the second contract that the second contract that the second contract that the second contract the second contract that the second contract the second contract that the second contract the second contract the second contract the second contract that the second contract the secon techniques, such as MBE, can also be utilized in accordance with the methods and apparatus described herein. The preferred substrate orientation is (100) nominally on orientation:: Those skilled in the art will appreciate that the term (100) as utilized herein to an be expressed as (100), ≲100>, or [100] or pronounced phonetically as "1⊧0-0" and not to be confused with the reference numeral 100 utilized with regard to FIG. 1005

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying figures, in which like reference numerals refer to identical or functionally-similar elements throughout the separate views and which are incorporated in and form part of the specification, further illustrate the present invention and, together with the detailed description of the invention, serve to explain the principles of the present invention.

FIG. 1 depicts a cross-sectional view of a prior art monolithic integrated photoreceiver to illustrate prior art photodiode fabrication techniques;

10 mars a service of the first that the property of the service of

FIG. 2 is a flow chart illustrating operational steps for fabricating a semiconductor device in accordance with preferred embodiments of the present invention;

- FIG. 3 depicts a block diagram/illustrating an epitaxial structure for a photodiode device, in accordance with preferred@mbodiments.of the present invention;
 - FIG. 4 is a block diagram illustrating an alternative epitaxial structure for a photodiode device, in accordance with preferred embodiments of the present invention;
- FIG. 5 depicts a flow chart of operations illustrating the epatixial process for forming a high-speed photodiode, in accordance with preferred embodiments of the present invention;
 - FIG. 6 illustrates a continued flow chart of operations illustrating the epatixial process for forming a high-speed photodiode, in accordance with preferred embodiments of the present invention; and
 - FIG. 7 depicts a structural diagram illustrating the epitaxial process for forming a high-speed photodiode, in accordance with preferred embodiments of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The particular values and configurations discussed in these non-limiting examples can be varied and are cited merely to illustrate an embodiment of the present invention and are not intended to limit the scope of the invention.

FIG. 2 is a flow chart illustrating operational steps for fabricating a semiconductor device in accordance with preferred embodiments of the present invention. A photodiode is one type of semiconductor device that can be fabricated according to the steps and processes disclosed herein. Thus, a photodiode device can be constructed according to the operations illustrated in FIG. 2. Using grading, an intermediate layer, an inverse grade, (100) nominally on orientation GaAs substrates, in-situ annealing, and a strained layer superlattice, artificial substrates can be created on which semiconductor devices, such as long-wavelength photodiodes, are fabricated.

. 20

 ~ 10

15 The strained layer superlattice can be composed of a lower strain, a medium strain, and a high strain, such that none of the individual layers are so thick so as to produce dislocations, but approach this thickness in the high-strain region. The photodiodes grown according to the method described herein may be referred to as "long wavelength" photodiodes because they can be designed to operate in a broad range of wavelengths. In a preferred embodiment the range of wavelengths is in the nominally 1550 nanometer and 1310 nanometer wavelength range which are commonly used in communications.

25

Using heavy n-type doping through the grading regions and InGaAs as the grading material, conduction through the heavily dislocated grading region can be maintained. Those skilled in the art will appreciate that "doping" involves the addition of a particular type of impurity in order to achieve a desired n-conductivity or pconductivity (i.e., in the case of p-type doping). The donor impurities are added to form an n-type semiconductor. Acceptor impurities typically form p-type semiconductors.

By utilizing relatively thin grades, and (100) orientation substrates, the surface morphology will provide for adequate device processing. Processing can be achieved utilizing MOCVD as the epitaxial growth technique. Those skilled in the art can appreciate that other growth techniques can also be utilized in accordance with the present invention, including MBE, which is well known in the art.

Thus, as indicated in FIG. 2 at block 62, the process is initiated. To configure a photodiode device according to the method described herein, a substrate, which is (100) on orientation GaAs can be utilized, as illustrated at block 64. Preferably, GaAs is utilized as the substrate material because it is less fragile and less expensive than other substrate materials. In addition, the use of GaAs does not require a phosphorous source. Those skilled in the art can appreciate, however, that other substrates can be utilized in accordance with the present invention, including substrates such as germanium or silicon.

15

20

25

30

10

A buffer layer which matches the lattice constant can be grown first at normal growth temperatures, as depicted at block 65. Thereafter, as described at block 66, a thin grading region which grades past the desired lattice constant can be grown at a low temperature and a low group V pressure. Next, a thin intermediate layer of the lattice constant, which is at the end point composition of the grading layer, is grown, as depicted at block 67. The intermediate layer is formed, such that the intermediate layer comprises a lattice constant slightly greater than a desired lattice constant.

Next, as illustrated at block 68, a reverse grade back to the desired lattice constant can be performed. Grading in this manner is useful to prevent three-dimensional growth and to isolate dislocations to these layers. If a step is used instead of a grade, island growth in three dimensions occurs, which degrades the material quality:

Thereafter, as depicted at block 70, beginning at a low temperature and

ramping the temperature up, a thick (approximately .5 micron) layer of the desired lattice constant can be formed.

An anneal step can then be performed, as indicated at block 72, which tends to isolate the heavily dislocated material in the graded, reverse graded and constant composition layer therebetween. Then, as depicted at block 74, a strained layer superlattice can be grown with individual thickness approaching a critical thickness, but not exceeding such a thickness. This will tend to exclude dislocation loops and further improves the quality of the subsequently grown material.

10

Finally, as illustrated at block 76, the device structure can be grown on top of these layers. The device structure for the photodetector (i.e., photodiode) can be a buffer layer followed by a ramp in Al composition to the lower confining layer. The lower confining layer prevents a slow tail response. On the lower confining layer, another layer with an Al ramp down layer can be grown to grade to the active region composition. Grades can be utilized to ensure good electrical conduction in the device. These ramps are grades of the aluminum-to-gallium ratio and cause a change in energy band gap without an intentional change in lattice constant.

20

25

15

The active region can be nominally 3 microns thick and doped n-type at less than 5e15 in the lower portion and can have a p-type upper portion of nominally 1 micron thick. It is important that the active region be configured at least partially as an n-type active region for speed and that, additionally, the n portion of the active region have less than a value of 5e15 n-doping for capacitance. In this material, the background doping can be nominally n-type, or there can be an n-diffusion tail from lower layers so counter doping can be used to reduce the effective doping to less than 5e15 using carbon because of its low doping efficiency.

30

FIG. 3 depicts a block diagram 101 illustrating a structure for a photodiode device, in accordance with preferred embodiments of the present invention. In the

block diagram illustrated in FIG. 3, metamorphic layers 110 can be grown to create a substrate structure upon which a semiconductor photodiode device can be configured. A lower confining layer 108 can be superimposed upon metamorphic layers 110. An active layer 105 can be grown above lower confining layer 108. A conduction layer 106 can be situated below cap 104 and a metal layer 102. Region 109 represents a proton A portion of the cap 104 and conduction layer 106 is etched to allow transmission of light to the active region.

The antireflection (AR) coating 112 is indicated in FIG. 3 bordered by dashed lines above conduction layer 106. AR coating 112 can be composed of Silicon Nitride or other material as will become apparent to those skilled in the art. Light 111 is indicated by an arrow and is incident on antireflection (AR) coating 112. Absorption of light 111 occurs through conduction layer 106 and active layer 105. Trench 113 can be based on a trench etch, along with a proton implant to provide isolation and to reduce capacitance. Trench 113 should extend into lower confining layer 108. Those skilled in the art can appreciate that there are a number of possible variations that can be utilized to process a photodiode according to the methods described herein.

a :

ا ف

FIG. 4 is a block diagram 130 illustrating an alternative epitaxial structure for a photodiode device, in accordance with preferred embodiments of the present invention. As indicated in FIG. 4, a metal layer 132 can be positioned above a cap 134 for ohmic contact. Note that cap 134 can be partially removed as part of an optional cap etch, at least over the active area. A P+ diffusion region 142 can extend through the N- cap 134, the upper N- confining layer 138 and into the top of the active region 144.

25

30

20

10

15

The n-upper confining layer 138 can act as a window for appropriate wavelengths because it can contain enough Al to increase the band gap, thereby causing little absorption. This upper confining layer can also be utilized to provide conduction, because it possesses heavy p-doping in the p-diffused region to reduce the R-C constant. This is important because photodiode response time is the root mean

square sum of the charge collection time and the RC time constant arising from series plus load resistances and junction and stray capacitances. Cap 134 can be configured as a narrow band gap based on heavily doped material utilized for ohmic contact.

A metal layer 140 is also indicated in FIG. 4 above the lateral p-n junction to prevent light from entering this area and causing a slow response. Metal layer 140 can be insulated from the semiconductor by AR coating 143. P+ diffusion layer 142 can be formed by Be, Mg, or Zn implant or diffusion. Be implant and diffusion techniques are preferred in some instances. Those skilled in the art, however, can appreciate that other implant and diffusion techniques can be utilized in accordance with preferred embodiments of the present invention. An N- active region 144 is positioned below P+ diffusion layer 142. An N lower confining layer 136 is located below N- active region 144.

10

15

20

25

30

FIG. 5 depicts a flow chart 200 of operations illustrating the epatixial process for forming a high-speed photodiode, in accordance with preferred embodiments of the present invention. Note that the flow chart 200 continues with flow chart 300 illustrated in FIG. 6. Flow chart 300 of FIG. 6 is a continuation of flow chart 200 of FIG. 5. The process is initiated, as illustrated at block 202. The values x and y described herein with respect to FIG. 5 are generally based on the following formulation:

$$(Ga_{1-x}AI_x)_{1-y}In_yAs$$

Initially, as indicated at block 204, a 0.1 micron buffer layer which matches the substrate lattice constant can be grown at normal growth temperatures. As depicted thereafter at block 206, a composition ramp can be created from y = 0.0345 to y = 0.52, (for a 1300 nm detector) with a thickness of 10 nm. As described next at block 208, a 10 nm layer with y = 0.52 can be grown.

As illustrated at block 210, a 10 nm ramp from y = 0.52 to 0.42 can be grown. As indicated thereafter at block 212, a 200 nm layer can be formed, wherein y = 0.42

with a temperature ramp up to 640 C. As depicted next at block 214, a layer 500 nm, with y = 0.42, high V/III and 640 C temperature is formed. Then, as described at block 216, a layer with a thickness equivalent to 0 can be formed, based on an anneal, ramp up to 750 C, and a 5 minute hold at 750 C, and a temperature ramp back down to 640 C. The next layer formed, as illustrated at block 218, is based on a 640 C, 0.2 micron, y = 0.42 layer.

Thereafter, as illustrated at block 219, a strained layer wherein y = 0.44 is formed. This layer is about 6 nm thick. As indicated at block 220, a strained layer of y = 0.40 is formed having a thickness of about 6 nm. Note that the strained layer formations illustrated with respect to blocks 219 to 220 occurs over approximately one hundred periods. A strained layer of y = 0.45 with a thickness of 6 nm is formed, as illustrated at block 221. As indicated at block 222, a strained layer of y = 0.39 with a thickness of above 6 nm is formed. Note that the strained layer formations illustrated with respect to blocks 221 to 222 occurs over approximately one hundred periods. Thereafter, as depicted at block 223, a strained layer of y = 0.47 and a thickness of 6 nm is formed. Then, as described at block 224, a strained layer of y = 0.37 and a thickness of 6 nm is formed. Note that the strained layer formations illustrated with respect to blocks 223 to 224 occur over approximately one hundred periods. Thereafter, as illustrated at block 225, a layer is formed in which y = 0.42 with a thickness of 100 nm. As depicted at block 226, a layer of 50 nm can be formed from an x ramp value of x = 0 to x = 0.25 and a y value of 0.42.

10

15

20

25

30

The next step in the process, as depicted at block 230, involves the formation of a 50 nm layer with a composition of x = 0.25 and y = 0.42. This layer is more heavily doped (5e17) than layers formed thereafter so as to promote electrical conduction. Following the formation of this layer, as indicated at block 232, a layer can be formed in which x = 0.25, and y = 0.42. Note that this layer is approximately 4 nm thick with 3e17 n-type. As described next at block 233, a layer of x = 0.25 and y = 0.42 can be formed with an undoped thickness of 10 nm. Note that Debye length doping occurs over 80

periods through the steps indicated at blocks 232 and 233. Debye length doping is a method of controlling low doping which would be too low to actually intentionally dope otherwise. In Debye length doping, the doping is turned on periodically at a low level for only a short period of time. If the distance between these doped regions is less than the Debye length or the dopant diffusion length, then it is effectively doped over the whole region with the average doping. Such a step may be necessary to keep the diffusion of silicon to a minimum next to an active region. Thus, particular regions can be grown on the substrate utilizing Debye length doping.

As indicated thereafter at block 236, a ramp of x = 0.25 to x = 0.225 is formed. Also, in this step, y = 0.42. The layer formed as a result of the step described at block 236 has a layer thickness of approximately 3 nm and is based on n-type doping 3e17 n. As indicated thereafter at block 238, ramping occurs from x = 0.225 to 0.2 and y = 0.42 undoped with thickness of 10 nm. As illustrated at block 240, ramping occurs from x = 0.2 to x = 0.175, while y = 0.42. The resulting layer formed possesses a thickness of 3 nm and is based on n-doping of 3e17 n. As illustrated thereafter at block 242, ramping occurs in the formation of the next layer from x = 0.175 to x = 0.15 with y = 0.42. The layer formed as a result of the operation described at block 242 has an undoped thickness of 10 nm. Then, as indicated at block 244, ramping occurs from x = 0.15 to x = 0.125 and y = 0.42 to form a layer that is 3 nm thick and based on n-type doping of 3e17 n. The process continues, as indicated at connector block 246.

10

15

20

25

30

FIG. 6 is a continued flow chart 300 of operations illustrating the epatixial process for forming a high-speed photodiode, in accordance with preferred embodiments of the present invention. As illustrated at block 248, a layer is formed based on ramping from x = 0.125 to x = 0.1 and y = 0.42. The layer formed as a result of the operation depicted at block 248 comprises an undoped layer that is 10 nm thick. As indicated next at block 250, ramping occurs from x = 0.1 to x = 0.075 and y = 0.42 to form a layer based on n-type doping of 3e17 n, with a resulting thickness of 3 nm. Next, as illustrated at block 252, ramping occurs from 0.075 to x = 0.05 and y = 0.42 to

form an undoped layer of 10 nm thickness. As depicted thereafter at block 254, a layer is formed based on ramping from x = 0.05 to x = 0.025, and y = 0.42. The layer formed as a result of the operation illustrated at block 254 is approximately 3 nm thick and based on doping of 3e17. The blocks 236-254 represent a Debye length doped region with a ramp of composition.

The active region is then formed with n-type doping and p-type counter doping, with less than 5e15 n-type, as illustrated at block 256. As indicated previously, it is important that the lower portion of the active region be n-type for speed. P-type doping may also be present, however, as explained previously. Other characteristics formed during the step indicated at block 256 include a thickness of 2000 nm, n-type with p-type counter doping of 5e15 n and x = 0 and y = 0.42. As illustrated thereafter at block 258, the next active region layer undergoes linear doping from less than 5e15 n-type to 2e16 p-type, with a resulting thickness of 500 nm, again with x = 0 and y = 0.42. As indicated then at block 260, a linear p-doping grade from 2e16 p to 7e16 p occurs wherein x = 0 and y = 0.42, which results in a thickness of 500 nm. As described next at block 262, a 100 nm layer is formed with a composition ramp of x = 0.05 to x = 0.8 p-doping with a doping ramp of 1.4e17 p to 3.4e18 p and y = 0.42.

10

15

20

25

30

As illustrated thereafter at block 264, a layer is formed wherein x = 0.8 in a window and conduction layer. Also, in this step, p = 3.4e18, y = 0.42, and the thickness of the layer is 2000 nm. Thereafter, as illustrated in block 266, a layer with an Al composition ramp is formed wherein x = 0.8 to 0.05, y = 0.42, with a 100 nm thickness, and p-doping ramps from 3.4e18 to 1e18. Finally, a cap layer is formed, as illustrated at blocks 268 to 272. As illustrated at block, 268, a 20 nm layer is formed based on x = 0.05, y = 0.42 and p-doping of 1e18. As illustrated at block 270, a 50 nm layer is formed based on x = 0, y = 0.42 and p-doping of 1.3e18. The process then terminates, as indicated at block 272.

FIG. 7 depicts an exemplary structural diagram 320 illustrating the epitaxial

process for forming a high-speed photodiode, in accordance with preferred embodiments of the present invention. The structure for forming a semiconductor device, such as a high-speed diode, according to the methods described herein, begins with a substrate 322. As explained previously, GaAs can preferably be utilized as the substrate material because it is less fragile and less expensive than other substrate materials, and additionally the use of GaAs does not require a phosphorous source. Other substrates can also be utilized in accordance with the present invention, germanium or silicon.

As illustrated in FIG. 7, at layer 324, a 0.1 micron buffer can be grown utilizing 1e18 n, while at layer 326, a layer is generally formed based on a composition ramp from y = 0.0345 to y = 0.52 with a thickness of 10 nm, based on 2.5e18 n doping. Layer 328 can be approximately 10 nm thick, wherein y = 0.52 nm and doping of 2.5e18 n doping. Layer 330, situated above layer 328, can also be 10 nm thick and is based on a ramp from y = 0.52 to 0.42. Additionally, layer 330 can be based on a doping of 2.5e18. Note that the units of doping referred to herein are generally in cm³. Layer 332 is formed above layer 330 and is approximately 200 nm thick based on y = 0.42 and a temperature ramp up to 640 C, along with a doping value of 2.5E18. Layer 334, which is situated above layer 332, is approximately 500 nm thick and is based on y = 0.42 with a high V/III ratio and a formation temperature of 640 C.

10

25

30

Layer 336 has a layer thickness equivalent to 0 and is formed based on an annealing ramp up to 750 C, and a 5 minute hold at 750 C temperature and a ramp to 640 C. The next layer formed, layer 338, is based on a 640 C, 0.2 micron, y = 0.42 layer. Layer 340 comprises a strained layer wherein y = 0.44. Layer 340 also is a thickness of 6 nm. Layer 342 can also be formed as a strained layer with a 6 nm thickness and based on y = 0.40. Note that the strained layers 340 to 342 can be formed over approximately one hundred periods and are designed to exclude dislocations. Layer 344 is formed as a strained layer of y = 0.45 with a thickness of 6 nm. Similarly, layer 346 can be formed as a strained layer of y = 0.39 with a thickness

of 6 nm. Note that the strained layers 344 to 346 can be formed over approximately one hundred periods. Additionally, layer 348 is created as a strained layer of y = 0.47 and a thickness of 6 nm. Finally, layer 350 is formed as a strained layer of y = 0.37 and a thickness of 6 nm. Strained layers 340 to 342 can be formed over approximately one hundred periods.

Thereafter, layer 352 can be formed based on y = 0.42 and a thickness of 100 nm. Additionally layer 352 is generally based on 5e17 n-type doping. Layer 354 is formed above layer 352 as a 50 nm thick layer based on an x ramp value of x = 0 to x = 0.25 and a y value of 0.42. Layer 354 is additionally formed based on 5e17 n-type doping. Layer 356, which is formed above layer 354, comprises a 50 nm thick layer based on a ramp of x = 0.25 and y = 0.42. Layer 356 comprises a layer that is 50 nm thick based on x = 0.25 and y = 0.42, and n-type doping of 5e17. Layer 358 is formed above layer 356 and is approximately 4 nm thick and based on 3e17 n-type doping. Additionally, layer 358 is formed based on x = 0.25 and y = 0.42.

10

15

20

25

30

Layer 360 comprises a layer 10 nm thick based on x = 0.25 and y = 0.42 and is undoped. Note that Debye length doping occurs over 80 periods for layers 358 and 360. As explained previously, Debye length doping is a technique method for controlling low doping, which would otherwise be too low to intentionally dope. In Debye doping, the doping is turned on at a low level for only a short period of time. If the distance between these doped regions is less than the Debye length or the diffusion length, then it is effectively doped over the entire region with the average doping.

Layer 362 can be formed based on a ramp of x = 0.25 to x = 0.225. Layer 352 also can be formed with a layer thickness of 3 nm and doping of 3e17 n. Layer 364 is formed based on ramping from x = 0.225 to x = 0.2 and y = 0.42, with an undoped thickness of 10 nm. Layer 366 is formed based on ramping from x = 0.2 to x = 0.175, and y = 0.42. The resulting layer formed has a thickness of 3 nm based on n-type doping of 3e17 n. In layer 368, ramping occurs from x = 0.175 to x = 0.15 and y = 0.42

to form a layer with an undoped thickness of 10 nm. In layer 370, ramping occurs from x = 0.15 to x = 0.125 and y = 0.42 to form a layer that is 3 nm thick, based on n-type doping of 3e17n. Likewise, ramping occurs for layer 372 from x = 0.125 to x = 0.1 and y = 0.42 to form an undoped layer of 10 nm thickness. Layer 374 is formed based on ramping x = 0.1 to x = 0.075 and y = 0.42. Layer 374 formed also has a thickness of 3 nm based on n-type doping of 3e17. Layer 376 is formed based on ramping from x = 0.075 to x = 0.05 and y = 0.42. Layer 376 is an undoped layer 10 nm thick. Layer 378 can be formed based on ramping from x = 0.05 to x = 0.025 and y = 0.42. The resulting layer (i.e., layer 378) that is formed is approximately 3 nm thick based on doping of 3e17.

10

15

20

25

30

An active region can be then formed with n-type doping and p-type counter doping, with less than 5e15 n-type net. Layer 380 comprises this portion of the active region. As indicated previously, it is important that the lower portion of the active region be n-type for speed. P-type doping can also be present, however, as explained previously. Other characteristics of layer 380 include a thickness of 2000 nm, based on x = 0 and y = 0.42. Layer 382 undergoes linear doping ramp from less than 5e15 N-type to 2e16 p with a resulting thickness of 500 nm with x = 0 and y = 0.42. Layer 382 forms an additional portion of the active region. Layer 384 comprises a portion of the active region based on a linear p-doping grade from 2e16 p to 7e16 p wherein x = 0 and y = 0.42. Layer 384 has a resulting thickness of 500 nm. Layer 386, which is formed above the active region, has a thickness of 100 nm based on x = 0.05 to x = 0.8 and y = 0.42, and p-doping grade from 1.4e17 p to 3.4e18 p.

Layer 388 can be formed as a window and conduction layer based on x = 0.8 and y = 0.42. Layer 388 can also be formed based on p-type doping of 3.4e18, y = 0.42. The resulting layer formed (i.e., layer 388) is approximately 2000 nm thick. Thereafter, layer 390 is formed based on a ramp of x = 0.8 to x = 0.05 and y = 0.42. Layer 390 has a thickness of approximately 100 nm, and p-doping that occurs in the ramp from 3.4e18 to 1e18. Finally, a cap layer is formed, which is referenced as layers

392 and 394 in FIG. 7. Layer 392 comprises a 20 nm layer based on x = 0.05, y = 0.042 and p-doping of 1e18. Layer 394, formed above layer 392, has a thickness of approximately 50 nm and is formed based on x = 0, y = 0.42 and p-doping of 1.3e18. The grading layers 326 and 330 of FIG. 7 can be approximated by steps or a digital alloy as is commonly done using MBE.

The embodiments and examples set forth herein are presented to best explain the present invention and its practical application and to thereby enable those skilled in the art to make and utilize the invention. Those skilled in the art, however, will recognize that the foregoing description and examples have been presented for the purpose of illustration and example only. Other variations and modifications of the present invention will be apparent to those of skill in the art, and it is the intent of the appended claims that such variations and modifications be covered. The description as set forth is not intended to be exhaustive or to limit the scope of the invention. Many modifications and variations are possible in slight of the above teaching without departing from the spirit and scope of the following claims. It is contemplated that the use of the present invention can involve components having different characteristics. It is intended that the scope of the present invention be defined by the claims appended hereto, giving full cognizance to equivalents in all respects.

10

CLAIMS

The embodiments of an invention in which an exclusive property or right is claimed are defined as follows:

1. A method for fabricating a semiconductor device upon a substrate having a grading layer formed thereon, said method comprising the steps of:

forming an intermediate layer, wherein said intermediate layer comprises a lattice constant greater than a lattice constant utilized for said semiconductor device;

forming an inverse grading layer which grades from said lattice constant of said intermediate layer to said lattice constant utilized for said semiconductor device;

annealing said grading layer to isolate dislocated material created as a result of forming said grading layer; and

creating a strained layer superlattice to further isolate dislocations from said semiconductor device formed thereon.

2. The method of claim 1 further comprising the step of:

forming said grading layer upon said substrate, wherein said grading layer grades a substrate lattice constant past said lattice constant utilized for said semiconductor device.

5

- 3. The method of claim 2 wherein said semiconductor device comprises a photodiode.
- 4. The method of claim 2 further comprising the step of forming said grading layer utilizing a (100) nominally on orientation substrate.
- 5. The method of claim 4 further comprising the step of forming said grading layer utilizing MOCVD.
- 6. The method of claim 2 wherein said substrate comprises a GaAs substrate.

- 7. The method of claim 2 wherein said substrate comprises a germanium substrate.
- 8. The method of claim 2 wherein said substrate comprises a silicon substrate.
- 9. The method of claim 2 further comprising the step of :
 forming at least one grading layer based on an inverse grade on said substrate,
 wherein:

said at least one grading layer is formed utilizing heavy n-type doping; and grading material conduction through heavily dislocated regions are maintained utilizing lnGaAs as grading material.

- 10. The method of claim 2 further comprising the step of forming a buffer layer matching a desired lattice constant.
- 11. The method of claim 3 further comprising the step of growing a p-type portion of an active utilizing carbon.
- 12. The method of claim 2 further comprising the step of forming at least one layer on said substrate utilizing Debye length doping.
- 13. The method of claim 2 wherein said strained layer superlattice comprises:
 - a lower strain;
 - a medium strain; and
- a high strain, such that none of the individual layers of said strained layer superlatttice are so thick as to produce dislocations.
 - 14. The method of claim 13 further comprising the step of creating said strained layer superlattice utilizing MOCVD.

- 15. The method of claim 3 further comprising the step of growing an n-type portion of an active region.
- 16. A semiconductor device formed upon a substrate, comprising:
- at least one annealed grading layer that isolate dislocated material created as a result of forming at least one grading layer on said substrate; and
- a strained layer superlattice configured on said at least one grading layer to grow a semiconductor device.
 - 17. The semiconductor device of claim 16 wherein said at least one grading layer is formed utilizing an inverse grade on a (100) orientation substrate.
 - 18. The semiconductor device of claim 17 wherein said at least one grading layer is grown utilizing MOCVD.
 - 19. The semiconductor device of claim 17 wherein said substrate comprises a GaAs substrate.
 - 20. The semiconductor device of claim 17 wherein said substrate comprises a germanium substrate.
 - 21. The semiconductor device of claim 17 wherein said substrate comprises a silicon substrate.
 - 22. The semiconductor device of claim 18 wherein said semiconductor device comprises a photodiode.
 - 23. The semiconductor device of claim 18 wherein: said at least one grading layer is formed utilizing heavy n-type doping; and

wherein grading material conduction is maintained through heavily dislocated regions utilizing InGaAs as said grading material.

5

- 24. The semiconductor device of claim 17 further comprising: a buffer layer formed from said substrate to match a desired lattice constant.
- 25. The semiconductor device of claim 19 further comprising:
 - a lower confining region formed from said strained layer superlattice;
- an active region formed from said strained layer superlattice above said lower confining region;

an upper confining region formed from said active region;

- a cap formed above said upper confining region;
- a diffusion region formed in said cap and said upper confining region; and
- a metal layer configured thereon from said substrate upon which a high-speed photodiode can be formed.

1(

- 26. The semiconductor device of claim 25 wherein said diffusion region comprises a P+ diffusion region.
- 27. The semiconductor device of claim 25 wherein said active region comprises:
 - a partially n-active region; and
 - a partially p-doped active region.
- 28. The semiconductor device of claim 25 wherein said lower confining region comprises an N lower confining region.
- 29. The semiconductor device of claim 16 wherein said strained layer superlattice comprises:
 - a lower strain region;
 - a medium strain region; and

a high strain region, such that none of the individual layers of said semiconductor device are so thick as to produce dislocations.

- 30. The semiconductor device of claim 18 wherein said grading layer is grown utilizing MOCVD.
- 31. The semiconductor device of claim 16 wherein said grading layer is formed on a (100) nominally on orientation substrate.
- 32. The semiconductor device of claim 25 where said cap is removed over a portion of said semiconductor device.
- 33. A method for fabricating a semiconductor device upon a substrate, said method comprising the steps of:

forming a grading layer upon a (100) nominally on orientation substrate, wherein said grading layer grades a substrate lattice constant past said lattice constant utilized for said semiconductor device;

forming an intermediate layer, wherein said intermediate layer comprises a lattice constant greater than a lattice constant utilized for said semiconductor device;

forming an inverse grading layer which grades from said lattice constant of said intermediate layer to said lattice constant utilized for said semiconductor device;

annealing said grading layer to isolate dislocated material created as a result of forming said grading layer from said substrate; and

10

creating a strained layer superlattice to further isolate dislocations from said semiconductor device formed thereon.

34. A method for fabricating a semiconductor device upon a substrate, said method comprising the steps of:

forming a grading layer upon said substrate utilizing MOCVD, wherein said grading layer grades a substrate lattice constant past said lattice constant utilized for

said semiconductor device;

10

10

forming an intermediate layer, wherein said intermediate layer comprises a lattice constant greater than a lattice constant utilized for said semiconductor device;

forming an inverse grading layer which grades from said lattice constant of said intermediate layer to said lattice constant utilized for said semiconductor device;

annealing said grading layer to isolate dislocated material created as a result of forming said grading layer from said substrate; and

creating a strained layer superlattice to further isolate dislocations from said semiconductor device formed thereon.

35. A method for fabricating a semiconductor device upon a GaAs substrate, said method comprising the steps of:

forming a grading layer upon said GaAs substrate, wherein said grading layer grades a substrate lattice constant past said lattice constant utilized for said semiconductor device;

forming an intermediate layer, wherein said intermediate layer comprises a lattice constant greater than a lattice constant utilized for said semiconductor device;

forming an inverse grading layer which grades from said lattice constant of said intermediate layer to said lattice constant utilized for said semiconductor device;

annealing said grading layer to isolate dislocated material created as a result of forming said grading layer from said GaAs substrate; and

creating a strained layer superlattice to further isolate dislocations from said semiconductor device formed thereon.

36. A method for fabricating a semiconductor device upon a substrate, said method comprising the step of:

forming at least one layer upon said substrate utilizing Debye length doping for the fabrication of said semiconductor device.

37. A method for fabricating a semiconductor device upon a GaAs substrate, said

method comprising the steps of:

10

10

15

forming a grading layer upon said GaAs substrate utilizing MOCVD, wherein said grading layer grades a substrate lattice constant past said lattice constant utilized for said semiconductor device;

forming an intermediate layer, wherein said intermediate layer comprises a lattice constant greater than a lattice constant utilized for said semiconductor device;

forming an inverse grading layer which grades from said lattice constant of said intermediate layer to said lattice constant utilized for said semiconductor device;

annealing said grading layer to isolate dislocated material created as a result of forming said grading layer from said GaAs substrate; and

creating a strained layer superlattice to further isolate dislocations from said semiconductor device formed thereon.

38. A method for fabricating a semiconductor device upon a GaAs substrate, said method comprising the steps of:

forming a grading layer upon said GaAs substrate utilizing MOCVD, wherein said grading layer grades a substrate lattice constant past said lattice constant utilized for said semiconductor device;

forming an intermediate layer, wherein said intermediate layer comprises a lattice constant greater than a lattice constant utilized for said semiconductor device;

forming an inverse grading layer which grades from said lattice constant of said intermediate layer to said lattice constant utilized for said semiconductor device;

annealing said grading layer to isolate dislocated material created as a result of forming said grading layer from said GaAs substrate; and

creating a strained layer superlattice to further isolate dislocations from said semiconductor device formed thereon; and

wherein said GaAs substrate comprises a (100) nominally on orientation substrate.

39. A method for fabricating a semiconductor device upon a GaAs substrate, said

method comprising the steps of:

10

15

forming a grading layer upon said GaAs substrate utilizing MOCVD, wherein said grading layer grades a substrate lattice constant past said lattice constant utilized for said semiconductor device;

forming an intermediate layer, wherein said intermediate layer comprises a lattice constant greater than a lattice constant utilized for said semiconductor device;

forming an inverse grading layer which grades from said lattice constant of said intermediate layer to said lattice constant utilized for said semiconductor device;

annealing said grading layer to isolate dislocated material created as a result of forming said grading layer from said GaAs substrate; and


creating a strained layer superlattice to further isolate dislocations from said semiconductor device formed thereon, wherein said GaAs substrate comprises a (100) nominally on orientation substrate; and


wherein each of said layers are formed on said GaAs substrate utilizing Debye length doping.


- 40. A semiconductor device grown on a substrate wherein said semiconductor device comprises a long wavelength metamorphic photodiode.
- 41. The semiconductor device of claim 40 wherein said long wavelength metamorphic photodiode is grown on said substrate by MOCVD.
- 42. The semiconductor device of claim 40 wherein said substrate comprises a (100) nominally on orientation substrate.
- 43. The semiconductor device of claim 40 wherein said substrate comprises a GaAs substrate.
- 44. The semiconductor device of claim 40 wherein said long wavelength metamorphic photodiode is grown on said substrate utilizing Debye length doping for

at least one layer of said substrate.


- 45. The semiconductor device of claim 41 wherein said substrate comprises a GaAs substrate.
- 46. The semiconductor device of claim 45 wherein said substrate is a (100) nominally on orientation substrate.
- 47. The semiconductor device of claim 46 wherein said long wavelength metamorphic photodiode is grown on said substrate utilizing Debye doping for at least one layer of said substrate.








4/7








FIG.6

2216 p. y=0.42, x=0, 500 nm ACTIVE REGION, n-TYPE WITH p-TYPE COUNTER DOPING, SO IT IS 378		7/7	32	0
RAMP FROM x=0.8 TO 0.05, y=0.42, 100 nm p 3.4e18 TO 1e18	$34 \sim 50 \text{ nm } 1$	$e18 \text{ n. } x=0. \ v=.42$)	
RAMP FROM x=0.8 TO 0.05, y=0.42, 100 nm p 3.4e18 TO 1e18	$\frac{20 \text{ nm. } 1}{20 \text{ nm. } 1}$	18 p. $x=0.05$ $y=0.42$	├ CAP	
388	10 - RAMP FRO	x=0.8 TO 0.05. $y=0.42$. 100 nm p 3.4e18 TO 1e18		
384 — x=0 y=0.42 LINEAR DOPING GRADE FROM 2e16 p TO 7e16 p, 500 nm 382 — ACTIVE REGION, LINEAR DOPING GRADE FROM <5e15 n TO ABOUT 2e16 p, y=0.42, x=0, 500 nm 380 — ACTIVE REGION, n=TYPE WITH p=TYPE COUNTER DOPING, SO IT IS <p></p>	x=0.8 Win	IOW AND CONDUCTION LAYER, p=3.4e18, y=0.42, 2000 nm		
384 — x=0 y=0.42 LINEAR DOPING GRADE FROM 2e16 p TO 7e16 p, 500 nm 382 — ACTIVE REGION, LINEAR DOPING GRADE FROM <5e15 n TO ABOUT 2e16 p, y=0.42, x=0, 500 nm 380 — ACTIVE REGION, n=TYPE WITH p=TYPE COUNTER DOPING, SO IT IS <p></p>	36 - 100 nm 1	MP $x=0.05$ TO .8 DOPING 1.4e17 p TO 3.4e18 p. $v=0.42$		
382	34 - x = 0 v = 0.	2 LINEAR DOPING GRADE FROM 2e16 p TO 7e16 p. 500 nm		
380	ACTIVE RE	ION, LINEAR DOPING GRADE FROM <5e15 n TO ABOUT	ACTIVE	
STRAINED LAYER y=0.47 THICKNESS=6 nm STRAINED LAYER y=0.47 THICKNESS=6 nm STRAINED LAYER y=0.47 THICKNESS=6 nm STRAINED LAYER y=0.45 THICKNESS=6 nm STRAINED LAYER y=0.45 THICKNESS=0, ANNEAL RAMP STRAINED LAYER y=0.45 Thickness=0, anneal page and page a	ACTIVE RE	ION, n-TYPE WITH p-TYPE COUNTER DOPING, SO IT IS TYPE, 2000 nm, x=0, y=0.42	INLUIUN	
374 — RAMP x=0.1 TO 0.075, y=0.42, 3e17 n, 3 nm 372 — RAMP x=0.125 TO 0.1, y=.42, UNDOPED, 10 nm 373 — RAMP x=0.15 TO 0.125, y=.42, 3e17 n, 3 nm 368 — RAMP x=.175 TO 0.15, y=.42, UNDOPED 10 nm 368 — RAMP x=0.2 TO 0.175, y=.42, 3e17 n, 3 nm 364 — RAMP x=0.25 TO 0.225, y=0.42, 3e17 n, 3 nm 362 — RAMP x=.25 TO 0.225, y=0.42, 3e17 n, 3 nm 363 — x=0.25, y=0.42, UNDOPED, 10 nm 358 — x=0.25, y=0.42, 3e17 n-TYPE, 4 nm 356 — 50 nm x=0.25, y=0.42, 5e17 n-TYPE 351 — y=0.42, 100 nm 5e17 n-TYPE 5e17 — TYPE 100 — STRAINED LAYER y=0.37, THICKNESS=6 nm 100 — STRAINED LAYER y=0.37, THICKNESS=6 nm 100 — STRAINED LAYER y=0.47 THICKNESS=6 nm 100 — STRAINED LAYER y=0.49 THICKNESS=6 nm 346 — 348 357 — 340 — 340 358 — 340 — 342 THICKNESS=0, ANNEAL RAMP TO 750 C, 5 MIN HOLD AT 750 C RAMP TO 640 C 500 nm y=.42 HIGH V/III, 640 C 5e17 n 200 nm x=.42 TEMP RAMP UP TO 640 C 2.5e18 358 — 10 nm RAMP FROM y=.52 TO .42 2.5e18 n 328 — 10 nm RAMP FROM y=.52 TO .42 2.5e18 n	$\gamma = \chi$	JJ 10 0.02J, y=.42, JE17, J 1111		
372 — RAMP x=0.125 TO 0.1, y=.42, UNDOPED, 10 nm 370 — RAMP x=0.15 TO 0.125, y=.42, 3e17 n, 3 nm 368 — RAMP x=0.15 TO 0.15, y=.42, UNDOPED 10 nm 366 — RAMP x=0.2 TO 0.175, y=.42, 3e17 n, 3 nm 364 — RAMP x=0.25 TO 0.22, y=0.42 UNDOPED, 10 nm 362 — RAMP x=0.25 TO 0.225, y=0.42, 3e17 n, 3 nm 360 — x=0.25, y=0.42, UNDOPED, 10 nm 358 — x=0.25, y=0.42, 3e17 n-TYPE, 4 nm 359 — SO nm x=0.25, y=0.42, 5e17 n-TYPE 350 — SO nm x=0.25, y=0.42, 5e17 n-TYPE 5e17 — TYPE 100 — STRAINED LAYER y=0.37, THICKNESS=6 nm 100 — STRAINED LAYER y=0.37, THICKNESS=6 nm 100 — STRAINED LAYER y=0.39 THICKNESS=6 nm 100 — STRAINED LAYER y=0.45 THICKNESS=6 nm 2348 — 346 PERIODS — STRAINED LAYER y=0.45 THICKNESS=6 nm 2340 — 342 PERIODS — STRAINED LAYER y=0.40 THICKNESS=6 nm 3440 — 342 THICKNESS=0, ANNEAL RAMP TO 750 C, 5 MIN HOLD AT 750 C RAMP TO 640 C 500 nm y=.42 HIGH V/III, 640 C 5e17 n 200 nm x=.42 TEMP RAMP UP TO 640 C 2.5e18 330 — 10 nm RAMP FROM y=.52 TO .42 2.5e18 n 328 — 10 nm y=0.52 nm 2.5e18	6 RAMP $x=0$	075 TO 0.05, y=0.42, UNDOPED 10 nm		
372 — RAMP x=0.125 TO 0.1, y=.42, UNDOPED, 10 nm 370 — RAMP x=0.15 TO 0.125, y=.42, 3e17 n, 3 nm 368 — RAMP x=0.15 TO 0.15, y=.42, UNDOPED 10 nm 366 — RAMP x=0.2 TO 0.175, y=.42, 3e17 n, 3 nm 364 — RAMP x=0.25 TO 0.22, y=0.42 UNDOPED, 10 nm 362 — RAMP x=0.25 TO 0.225, y=0.42, 3e17 n, 3 nm 360 — x=0.25, y=0.42, UNDOPED, 10 nm 358 — x=0.25, y=0.42, 3e17 n-TYPE, 4 nm 359 — SO nm x=0.25, y=0.42, 5e17 n-TYPE 350 — SO nm x=0.25, y=0.42, 5e17 n-TYPE 5e17 — TYPE 100 — STRAINED LAYER y=0.37, THICKNESS=6 nm 100 — STRAINED LAYER y=0.37, THICKNESS=6 nm 100 — STRAINED LAYER y=0.39 THICKNESS=6 nm 100 — STRAINED LAYER y=0.45 THICKNESS=6 nm 2348 — 346 PERIODS — STRAINED LAYER y=0.45 THICKNESS=6 nm 2340 — 342 PERIODS — STRAINED LAYER y=0.40 THICKNESS=6 nm 3440 — 342 THICKNESS=0, ANNEAL RAMP TO 750 C, 5 MIN HOLD AT 750 C RAMP TO 640 C 500 nm y=.42 HIGH V/III, 640 C 5e17 n 200 nm x=.42 TEMP RAMP UP TO 640 C 2.5e18 330 — 10 nm RAMP FROM y=.52 TO .42 2.5e18 n 328 — 10 nm y=0.52 nm 2.5e18	$4 \sim RAMP x=0$	1 TO 0.075, y=0.42, 3e17 n, 3 nm		
368 — RAMP x=.175 TO 0.15, y=.42, UNDOPED 10 nm 366 — RAMP x=0.2 TO 0.175, y=.42, 3e17 n, 3 nm 364 — RAMP x=0.25 TO 0.2, y=0.42 UNDOPED, 10 nm 362 — RAMP x=.25 TO 0.225, y=0.42, 3e17 n, 3 nm 360 — x=0.25, y=0.42, UNDOPED, 10 nm 358 — x=0.25, y=0.42, 3e17 n-TYPE, 4 nm 356 — 50 nm x=0.25, y=0.42, 5e17 n-TYPE 354 — 50 nm, x RAMP FROM x=0 TO x=.25, y=.42, 5e17 n-TYPE 5e17	$^{\prime}2$ \longrightarrow RAMP $x=0$	125 TO 0.1, y=.42, UNDOPED, 10 nm		
366 — RAMP x=0.2 TO 0.175, y=.42, 3e17 n, 3 nm 364 — RAMP x=0.225 TO 0.2, y=0.42 UNDOPED, 10 nm 362 — RAMP x=.25 TO 0.225, y=0.42, 3e17 n, 3 nm 360 — x=0.25, y=0.42, UNDOPED, 10 nm 358 — x=0.25, y=0.42, 3e17 n-TYPE, 4 nm 356 — 50 nm x=0.25, y=0.42, 5e17 n-TYPE 50 nm, x RAMP FROM x=0 TO x=.25, y=.42, 5e17 n-TYPE 5e17	0 - RAMP x=0	15 TO 0.125, $y=.42$, $3e17$ n, 3 nm	LENGTH	
364 — RAMP x=0.21 TO 0.75, y=.42, 3e17 n, 3 nm 362 — RAMP x=2.5 TO 0.225, y=0.42 UNDOPED, 10 nm 363 — x=0.25, y=0.42, UNDOPED, 10 nm 358 — x=0.25, y=0.42, 3e17 n-TYPE, 4 nm 356 — 50 nm x=0.25, y=0.42, 5e17 n-TYPE 50 nm, x RAMP FROM x=0 TO x=.25, y=.42, 5e17 n-TYPE 5e17 — y=0.42, 100 nm 5e17 n-TYPE 100 STRAINED LAYER y=0.37, THICKNESS=6 nm PERIODS STRAINED LAYER y=0.47 THICKNESS=6 nm 350 — 348 100 STRAINED LAYER y=0.45 THICKNESS=6 nm 100 STRAINED LAYER y=0.45 THICKNESS=6 nm 348 100 STRAINED LAYER y=0.45 THICKNESS=6 nm 349 PERIODS STRAINED LAYER y=0.47 THICKNESS=6 nm 340 — 344 341 — 342 342 — 345 — 346 348 — 346 — 347 — 346 349 — 340 — 347 — 346 340 — 340 — 340 340 — 340 — 34	RAMP x=	75 TO 0.15, y=.42, UNDOPED 10 nm		
362 — RAMP x=.25 TO 0.225, y=0.42, 3e17 n, 3 nm 360 — x=0.25, y=0.42, UNDOPED, 10 nm 358 — x=0.25, y=0.42, 3e17 n-TYPE, 4 nm 356 — 50 nm x=0.25, y=0.42, 5e17 n-TYPE 50 nm, x RAMP FROM x=0 TO x=.25, y=.42, 5e17 n-TYPE 5e17	RAMP x=0	2 TO 0.175, y=.42, 3e17 n, 3 nm	KAMP	
360 — x=0.25, y=0.42, UNDOPED, 10 nm 358 — x=0.25, y=0.42, 3e17 n-TYPE, 4 nm 356 — 50 nm x=0.25, y=0.42, 5e17 n-TYPE 354 — 50 nm, x RAMP FROM x=0 TO x=.25, y=.42, 5e17 n-TYPE 5e17	$\frac{1}{2} - \frac{RAMP}{x} = 0$	225 TO 0.2, y=0.42 UNDOPED, 10 nm		
STRAINED LAYER y=0.45 THICKNESS=6 nm STRAINED LAYER y=0.40 THICKNESS 6 nm STRAINED LAYER y	$\frac{2}{2}$ RAMP $x=$	5 TO 0.225, y=0.42, 3e17 n, 3 nm	AN DEBINDS	
STRAINED LAYER y=0.45 THICKNESS=6 nm STRAINED LAYER y=0.40 THICKNESS=6 nm STRAINED LAYER y=0.45 THICKNESS=6 nm STRAINED LAYER y	y = 0.25, y	0.42, UNDOPED, 10 nm		
354	x=0.25, y	0.42, 3e17 n-TYPE, 4 nm		
Set To Type Strained Layer y=0.37, Thickness=6 nm Strained Layer y=0.37, Thickness=6 nm Strained Layer y=0.47 Thickness=6 nm Strained Layer y=0.39 Thickness=6 nm Strained Layer y=0.45 Thickness=6 nm Strained Layer y=0.45 Thickness=6 nm Strained Layer y=0.40 Thickness 6 n	$\frac{50 \text{ nm x}}{50 \text{ nm}}$	1.25, $y=0.42$, $5e17 n-TYPE$	DOPING	
100 STRAINED LAYER y=0.37, THICKNESS=6 nm 348 100 STRAINED LAYER y=0.47 THICKNESS=6 nm 346 100 STRAINED LAYER y=0.39 THICKNESS=6 nm 344 100 STRAINED LAYER y=0.45 THICKNESS=6 nm 342 100 STRAINED LAYER y=0.40 THICKNESS 6 nm 342 STRAINED LAYER y=0.40 THICKNESS 6 nm 340 640 C 0.2 MICRON y=0.42 338 THICKNESS=0, ANNEAL RAMP TO 750 C, 5 MIN HOLD AT 750 C RAMP TO 640 C 500 nm y=.42 HIGH V/III, 640 C 5e17 n 334 200 nm x=.42 TEMP RAMP UP TO 640 C 2.5e18 332 330				
PERIODS STRAINED LAYER y=0.47 THICKNESS=6 nm 348 100 STRAINED LAYER y=0.39 THICKNESS=6 nm 346 100 STRAINED LAYER y=0.45 THICKNESS=6 nm 344 100 STRAINED LAYER y=0.40 THICKNESS 6 nm 342 100 STRAINED LAYER y=0.40 THICKNESS 6 nm 340 100 STRAINED LAYER y=.44 THICK=6 nm 340 100 640 C 0.2 MICRON y=0.42 338 100 THICKNESS=0, ANNEAL RAMP TO 750 C, 5 MIN HOLD AT 750 C 100 RAMP TO 640 C 100 STRAINED LAYER y=.44 THICK=6 nm 340 100 STRAINED LAYER y=0.40 THICKNESS=6 nm 340 100 STRAINED LAYER y=0.40 THICKNESS=6 nm 340 100 STRAINED LAYER y=0.45 THICKNESS=6 nm	PE	J nm 5e1/ n-IYPt	~ 352	
PERIODS STRAINED LAYER y=0.47 THICKNESS=6 nm		AYER y=0.37, THICKNESS=6 nm	~ 350	
PERIODS STRAINED LAYER y=0.45 THICKNESS=6 nm 344 100 STRAINED LAYER y=0.40 THICKNESS 6 nm 342 STRAINED LAYER y=.44 THICK=6 nm 340 640 C 0.2 MICRON y=0.42 338 THICKNESS=0, ANNEAL RAMP TO 750 C, 5 MIN HOLD AT 750 C RAMP TO 640 C 500 nm y=.42 HIGH V/III, 640 C 5e17 n 334 200 nm x=.42 TEMP RAMP UP TO 640 C 2.5e18 330 10 nm RAMP FROM y=.52 TO .42 2.5e18 n 328 10 nm y=0.52 nm 2.5e18	UC !	ومنطبة التقالي والتراب في منه والمداور والمداور والمداور والمداور والمداور والمداور والمداور والمداور والمداور	~ 348	
100 STRAINED LAYER y=0.40 THICKNESS 6 nm 342 340	STRAINED	AYER y=0.39 THICKNESS=6 nm	~ 346	
STRAINED LAYER y=.44 THICK=6 nm ~ 340 640 C 0.2 MICRON y=0.42 ~ 338 THICKNESS=0, ANNEAL RAMP TO 750 C, 5 MIN HOLD AT 750 C ~ 336 RAMP TO 640 C 500 nm y=.42 HIGH V/III, 640 C 5e17 n ~ 334 200 nm x=.42 TEMP RAMP UP TO 640 C 2.5e18 ~ 332 330 ~ 10 nm RAMP FROM y=.52 TO .42 2.5e18 n 332 10 nm y=0.52 nm 2.5e18 ~ 340	DS STRAINED	AYER y=0.45 THICKNESS=6 nm	~ 344	`
640 C 0.2 MICRON y=0.42 ~ 338 THICKNESS=0, ANNEAL RAMP TO 750 C, 5 MIN HOLD AT 750 C RAMP TO 640 C 500 nm y=.42 HIGH V/III, 640 C 5e17 n ~ 334 200 nm x=.42 TEMP RAMP UP TO 640 C 2.5e18 ~ 332 10 nm RAMP FROM y=.52 TO .42 2.5e18 n 328 ~ 10 nm y=0.52 nm 2.5e18	STRAINED			
THICKNESS=0, ANNEAL RAMP TO 750 C, 5 MIN HOLD AT 750 C RAMP TO 640 C 500 nm y=.42 HIGH V/III, 640 C 5e17 n 200 nm x=.42 TEMP RAMP UP TO 640 C 2.5e18	STRAINED		_ , _	
RAMP TO 640 C 500 nm y=.42 HIGH V/III, 640 C 5e17 n 200 nm x=.42 TEMP RAMP UP TO 640 C 2.5e18 330 ~ 10 nm RAMP FROM y=.52 TO .42 2.5e18 n 10 nm y=0.52 nm 2.5e18	640 C 0.2	MICRON y=0.42	~ 338	
RAMP 10 640 C		· · · · · · · · · · · · · · · · · · ·	_ 336	
$\frac{200 \text{ nm } x=.42 \text{ TEMP RAMP UP TO 640 C } 2.5e18}{10 \text{ nm RAMP FROM } y=.52 \text{ TO .42 } 2.5e18 \text{ n}}$ $\frac{330}{10 \text{ nm } y=0.52 \text{ nm } 2.5e18}$	مندوب بيرون بالمساكر بيشيان بالكران والمساولة الأنافية	40 C		
330 - 10 nm RAMP FROM y=.52 TO .42 2.5e18 n $328 - 10 nm y=0.52 nm 2.5e18$			• • •	
328 - 10 nm y = 0.52 nm 2.5e18			~ 55Z	
	U - 10 nm RA	P FROM y=.52 TO .42 2.5e18 n	۵	à
3/6 - 1940.04491444 114144 CONT - PATIE TA - A PA TIMI - 44				
326 - COMPOSITION RAMP FROM y=0.0345 TO y=0.52 THICK=10 nm		N KAMP FROM $y=0.0345$ TO $y=0.52$ THICK=10 nm		
2.5e18 n				
324 — 0.1 MICRON BUFFER 1e18 n FIG. 7	2 CLIDCEDATE	DULLEK 1610 U	FIC 7	
JEE - JUDITAIL	-SUBSTRAIL		110./	