

(19)
(12)

(KR)
(B1)

(51) 。 Int. Cl. ⁶
H03F 17/00

(45)
(11)
(24)

2002 06 28
10 - 0331391
2002 03 22

(21)
(22)

10 - 1993 - 0010122
1993 06 04

(65)
(43)

1994 - 0001543
1994 01 20

(30)

893,786

1992 06 05

(US)

(73)

,

(94306 - 2024)

395

(72)

.

94087

1594

94043

11

284

95032

288

94560

35391

(74)

:

(54)

,

(8 - pin dual in - line package)

(sigma - delta analog - to - digital(A/D) converter)

D)

8 -

(optical isolation amplifier)

LED(off - chip LE

1

1 -

1a

2 , , LED

3 .

3a 3 .

4 .

5 .

5a 5 .

6 .

* *

1 : 2 :

3 : 4 :

5a, 5b : 25a, 25b :

27, 28 : 29 :

30 : p -

32 : 33, 34 :

36, 38 : 42, 44 :

46, 48 :

58 : 59 :

80 : 82 :

84 : 90 :

130, 132, 162, 164 : CMOS

158, 160 : p

l in - line package) , (dua

(well - specified gain),

tomated assembly robots) . , (au

(to
rque output)

g) $\frac{dI}{dt} = \beta I S - \gamma I$ (down - stream circuitry), $\frac{dS}{dt} = -\beta I S$ (sensin)

large currents) (volume) , 가 가 . , 가 (su

가
(type) (Hall effect sensor)가
(changing current)

가 DC (magnetic core) (size)가

(non - galvanically)

가 , 가 , 가 ,

(cost) 가 (swings) CMOS , DC

가 ,

가 , (ideal amplifier) (surge currents)

(ripple)

(magnetic effects)

4,843,339 가 , 가 (Burt et al.)

(dv/dt)

(optoisolators) (optical isolators) 가

(transient rejection) (optical isolation) (LED)가

LED , LED (on) (off)

CMOS

8 - (DIP)

가 8 DIP

(A/D) (off - chip) LED

가

1 (IC) () (2) 2 CMOS IC () (3) (4) 1 CMOS (encoder) (9) (7) (5a, 5b), (11) (LED) (13) (3) (17) (15), (decoder) (19), (D/A) (21) (analog filter) (23) (25a, 25b) 1.1mm 1.5mm x 1.1mm 8 -

가

(2, 3) (29) (die) (27, 28) (process variations) 가 (27, 29) (V_{REF1}, V_{REF2}) (track) V_{REF1} A/D (7) V_{RSF2} D/A (21) 가

2 V_{IN+} - V_{IN-} V_{IN+} (5a) V_{IN-} (5b) 가 V_{IN-} ± 200mv V_{IN+} V_{IN-} (positive) (negative) p (p - channel punch - through - device) (30) p p - n n (sampling) 가 p A/D

- 0.5V

- 0.5V

(32)

가

CMOS

DC

(A/D)

(7)

(33, 34)

(43, 45)

1

I₁

(35, 37)

I₁

(39, 41)

2

I₂

I₂

(47, 49)

(CI)

(51, 53)

(40)

I₁

I₂

(negative)

(36, 38)

(V_{REF1})

(I₁, I₂)

(40)

(B.E.Boser)

(B.

A. Wooley)

1988

12

IEEE Journal of Solid State Circuits, Vol. 23, No.6

" The Design o

f Sigma - Delta Modulation Analog - to - Digital Converters"

(layout)

, I_1 I_2 (42, 44) (chopper)
 (46, 48) (K. C. Hsieh et al.) 1981 12 IEE
 E Journal of Solid State Circuits, Vol. SC - 16, No.6 A Low - Noise Chopper - Stabilized Differentia
 I Switched - Capacitor Filtering Technique

(42, 44)
 DC (offset) (baseband) (push) DC
 (filter out) A/D
 (process drift)

가 .

(bulkyanti - aliasing filters) A/D 50 kHz
 70kHz (oversampling rate) . , 가
 1 CMOS 가 .

(format)

(low) (0)
 (high) (1) 가 가 (rails) (V_{RSF1} - V_{RSF1})

(digital replica) ,
 (13)
 (3) ()
 (9)
 (edge - encoded) (40) (50)
 (edge) (52) (11) (54)
 (56) LED(13) . LED
 , LED 가 .

(9)가 3 (58)
 (high - state pulse stretcher) (59)
 1 D DI . DI Q 2 D D2 D , 2
 D D2 (exclusive OR gate) (XOR) 1 (60) . D2 Q X
 OR 2 (62) . DI D2 (VCO) (3a)
 ECLK . XOR (64) NAND NAND1 1 (66) . NAND1
 2 (68) VCO(3a) ELCK . NAND1 (69) 3
 NAND NAND3 1 (76) . NAND3 (79) (11) (2) (54)

(toggle FF) (110) 가 , (19)(5)

(59) LED 가 " (high)" , " (lock on)"

(59) NAND NAND2 D D3, D4 (50)
 NAND2 1 (70) 가 . NAND2
 2 (72) (58) DI Q . NAND2 (74) D3 D 가
 . D3 CLK VCO(3a) $\overline{ELCK}$. D3 Q D
 D4 D NAND3 2 (77) . D4 CLK VCO(3a)
 ECLK . D4 Q NAND3 3 (78) . NAND3 (79)
 (52) (11)(2) (54)

(19)(5) () (dual one - shot(two - shot) circuit)
 (110)(5) (set)

2 , (11) LED (pass transist
 or)() 가 LED

4 , LED (grided optical shield)(80) (15)
 (17) ()

(17)
 (82) (84) 가 , (85, 87) (Vo)
 (tracking reference voltage) RTH1, RTH2, CTH
 (delayed decaying voltage divider) 가 V_{TH}
 , V_O 가 0 (AC)가 , 가 LED
 400mV V_{TH} V_O (movement)
 (86, 88) (90) (92, 94) V_O , V_{TH}
 (92) V_O (94) V_{TH} (ON - signal)
 (relative voltage)

(90)가 (switching) 가 .
 5,061,859 , .
 (gridded poly
 silicon photodiode shield) (80)가 ,
 (stray electrical signals) (picks up) , 가
 (isolation mode rejection) . 가 .

5 , (90)(4) (9)
 (19) (positive) ,
 (90) (19) () T1 DATA
 (100) 가 (100) TI NDATA (102)
 가 . CLEAR 1 D D5 PN D5 2 D D6 CN
 . D5 D6 (110) . TI PRESET D5 CN D6 PN
 . (102) (116) D5 D6 . D5 QN D5 D
 D6 QN D6 D . D5 D6 Q H D/A (2
 1) (124, 126) 가 . D Q
 , Q, QN (s
 ingle - ended)

(CI) (92, 94) (the difference pulses)
 . TI (180 °) (start - up) "
 (refresh)" 가 PRESET , D TI
 , TI 가 , CLEAR가 . 가 ,
 , 50% (duty - cycle) (가) ,
 D CLEAR PRESET (clocks) . (124,126)
 가 .

(9) (19) (5a)가 VCO(3a)
 가 .

(3) VCO가 3a . VCO 가 50%
 (198, 200) . V_{REF1} I_{OSC} CMOS (162, 1
 64) p (158, 160) (154, 156) . CMOS (166, 168)
 (COSC) , (OA1, OA2) (170, 172)
 . (174, 176) V_{TH} . OA1 (178) 1 NOR
 NOR1 1 (182) . OA2 (180) NOR1 2 NOR NOR
 2 1 (184) . NOR1 NOR2 (186, 188) NOR1 NOR2 2 (190, 192)
 (cross - coupled) . NOR1 NOR2 (186, 188) (194,196)
 (194) (198) (3) ELCK (196) (200) (

VCO V_{TH} 가 3 가 I_{osc} , COSC
 V_{REF1} .
 5a , TI 가 . TI T1A T1B . T1 DAT
 A T1A OR ORA 1 (202) n MOSFET(206) (204)
 NMOS (208) V_{TH} OA3 (210) . NMOS
 OA3 (209) . CCL NMOS (208) (212)
 T1A 2 V_{REF2} I_{CL} . (214) OR
 2 (216) . OR (218) TI CLEAR .
 2 T1B T1A , T1B T1 NDATA(DA
 TA) T1B TI PRESET . , T1B
 CPR (CLL) , T1B I_{PR} (I_{CL}) .
 가 VCO . VCO 가 ,
 3 가 I_{CL} I_{PR} , CLL C
 PR V_{TH} 가 . VCO , I_{CL} , I_{PR} , V_{TH} V_{REF2}
 가 . VCO
 , IC

5 CMOS (130, 132)
 H D/A . SDA SDB
 V_{REF2} $V_{REF2} \times 3$. (124, 126)
 LED (2) . H D/A V_{REF2} (29) (1)
 V_{REF1} , V_{REF2} .
 6 , 2 OAA, OAB 4 RC (four - po
 le RC - based filter)가 . (common - mode ranges)
 1 .

D/A (21) (23) (250, 252) 가 (250) 4 ROA, R1A, R2A, R3A (252) 4 ROB, R1B, R2B, R3B
 , 4 (250) 가 (254) (256)
 C0A C0B C1A C1B C0A C0B 가
 (258) (260) (262) C3A OAA
 V_{INA} (264) C3A C3B
 , OAB V_{INB} , OAA OAB 가
 (offset) OAA V_{OUTA} (266) ,
 (270) 가 , OAB V_{OUTB} OAB (27
 2) V_{OUTA} V_{OUTB} (25a, 25b)
 , OAA OAB
 , (25a, 25b)
 가 (19), D/A (21), (23)
 가 (25a, 25b)
 가 (5a, 5b)

가 , 가 가
 , D/A DIP

(57)

1.

(package) ,

(chopper - stabilized)

2.

1 ,

(clamping) CMOS

(a clamping)

3.

2

P - (punch - through device)

4.

1

(an edge encoder)

5.

4

(an edge decoder)

6.

5

(a timing circuitg)

7.

1

8.

1

9.

1

(a single dual in - line package)

10.

(stream)

(edge - encoded)

11.

10

(a digital - to - analog converter)

12.

10

13.

10

(an analog filter)

14.

10

P

15.

10

CMOS

16.

10 ,

.

17.

10 ,

/

.

18.

10 ,

-

.

19.

,

,

,

,

,

(edge - encoding)

,

.

20.

19 ,

,

21.

20 ,

-

.

22.

,

P

-

,

,

.

23.


22

,


가


(edge - encoding)

.




1a







3



3a





5a



제 3 도면

4





6

