



- (51) International Patent Classification:
C07C 7/148 (2006.01)
- (21) International Application Number:
PCT/US2011/061952
- (22) International Filing Date:
22 November 2011 (22.11.2011)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
12/928,949 22 December 2010 (22.12.2010) US
- (71) Applicant (for all designated States except US): **INTEL CORPORATION** [US/US]; 2200 Mission College Boulevard, MS: RNB-4-150, Santa Clara, CA 95052 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **GHOSH, Swaroop** [IN/US]; 1492 NE Alex Way Apt 321, Hillsboro, OR 97124 (US). **SOMASOKHAR, Dinesh** [IN/US]; 621 NW 112th Avenue, Portland, OR 97229 (US). **SRINIVASAN, Balaji** [IN/US]; 19790 NW Dorchester Way, Hillsboro, OR 97124 (US). **HAMZAOGLU, Fatih** [TR/US]; 12696 NW Alsale Lane, Portland, OR 97229 (US).
- (74) Agents: **MALLIE, Michael, J.** et al.; Blakely Sokoloff Taylor & Zafman LLP, 1279 Oamead Parkway, Sunnyvale, CA 94085 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: NAND LOGIC WORD LINE SELECTION




FIG. 1A

(57) Abstract: A NAND architecture for selecting a word line driver in a DRAM is disclosed. Separately decoded addresses in the low, mid and high ranges are used to select a final word line driver. The output of the word line driver is at a potential negative with respect to ground for a deselected word line and a positive potential more positive than the power supply potential for a selected word line.



Published:

- *without international search report and to be republished
upon receipt of that report (Rule 48.2(g))*

NAND Logic Word Line Selection

FIELD OF THE INVENTION

The invention relates to the field of dynamic random access memories (DRAMs) and in particular to word line drivers in these memories.

5 BACKGROUND OF THE INVENTION

It has been recognized for many years that boosting potentials during active DRAM cycles can enhance reading and writing. See, U.S. Patents 4,247,917; 4,087,704; and 4,584,672.

It is also known in DRAMs to level shift signals for a variety of reasons. An example of level shifting is shown in U.S. Patent 4,460,257.

10 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A is a schematic of a single cell in a DRAM.

Figure 1B is a waveform for a word line driver signal. As will be seen, this signal rises above V_{cc} and drops below V_{ss} .

Figure 2 is a diagram illustrating the grouping of word line drivers and the decoders used for
15 selecting the word line drivers.

Figure 3A is an electrical schematic of a circuit used for generating a group select signal.

Figure 3B is an electrical schematic of a level shifting decoder which receives decoded high and mid address ranges.

Figure 3C is an electrical schematic of a word line driver which receives signals from the
20 circuits of Figures 3A and 3B.

Figure 4 is a timing diagram used to describe the operation of the circuits of Figures 3A-3C.

DETAILED DESCRIPTION

A word line (WL) driver and WL selection circuits for a dynamic random access memory (DRAM) is disclosed. In the following description, numerous specific details are set forth such as
25 specific numbers of word lines and word line drivers, in order to provide a thorough understanding of the present invention. It will be obvious to one skilled in the art, that the present invention may be practiced without these specific details. In other instances, well-known circuits are not described in detail to avoid unnecessarily obscuring the present invention.

The DRAM described below is fabricated using complementary metal-oxide (CMOS)
30 technology as a single integrated circuit using known processing technology.

Word Line Driver Signal

The described DRAM in one embodiment operates from a single potential of V_{cc} (e.g. 1 volt) referenced to ground (V_{ss}). As will be seen, the driving signals on the WLs extend from a positive potential higher than V_{cc} (e.g. 1.5 volts) to a negative potential (e.g. .25 volts) with respect to V_{ss} . There are on-chip charge pump circuits used to generate both the higher positive potential and the lower negative potential. Thus only a single potential is applied to the memory and the substrate on which the circuit is fabricated remains at V_{ss} .

Referring to Figure 1A, a single DRAM cell is shown having a capacitor 14 with one of its terminals coupled to ground and the other coupled to the n-channel transistor 10. Transistor 10 selectively couples the capacitor 14 to a bit line 12. The waveform of the WL signal is shown in Figure 1B. It extends from a negative potential (V_{ssWL}) with respect to V_{ss} to a positive potential greater than V_{cc} (V_{ccWL}). V_{ssWL} reduces leakage through the transistor 10 and consequently increases the retention time of charge on the capacitor 14. The more positive V_{ccWL} potential assures that there will be no threshold drop across transistor 10 and thus during writing, capacitor 14 can be charged to a full V_{cc} potential. Without protecting circuits, switching and transferring the higher positive voltage with ordinary transistors used in CMOS circuits increases leakage as well as defect rates. As will be seen, higher voltage protection is included in the circuits described below.

Architecture of Figure 2

In the described embodiment, there are 128 WLs with the WL drivers organized in groups of four drivers, as shown in Figure 2. Group 20, for instance, provides driver signals for WLs 124-127. The output of each of the drivers provides the waveform shown in Figure 1B.

In the architecture of Figure 2, the WLs are selected by seven of the address bits applied to the memory. These seven address bits are separated into two higher range address bits, three mid range address bits, and two low range address bits. These undecoded address bits are shown coupled to three decoders 15 in Figure 2. The two high range address bits, after decoding, yield four decoded address bits shown in block 22 as $addrh<3:0>$, the mid range address bits, after decoding, are shown in block 22 as $addrm<7:0>$, and finally, the decoded low range address bits are shown in block 22 as $predeclo<3:0>$. Thus to summarize, there are four decoded higher range address signals, eight mid-range decoded address signals and four lower level decoded address signals. These signals allow the selection of one of the 128 WLs ($4 \times 8 \times 4 = 128$).

In Figure 2, the predecoders are organized in pairs such as predecoder 24 and predecoder 26, each of which selects four WL drivers. For example, the predecoder 26 selects the WL drivers for

WLs 4-7 and the predecoder 24 selects the WL drivers for WLs 0-3. One of these decoders is shown in detail in Figure 3B. Each decoder receives a decoded high range address signal and a decoded mid range address signal. The pair of decoders 24 and 26 receive $\text{addrh}<0>$ and $\text{addrm}<1:0>$, every combination of the decoded high and mid range address signals are applied to one of the predecoders, consequently there are 32 predecoders organized as 16 pairs for this embodiment.

The decoded lower range address bits each select a circuit 30. Thus, there are four circuits 30, shown in detail in Figure 3A. Circuits 30 receive a WL enable signal (wlen) and a subarray select signal. (In one embodiment, the memory is divided into a plurality of banks, and each bank has a plurality of subarrays.) Each of the circuits 30 provide two outputs, wlegrp and vccwlgrpen . Each of these outputs are provided to each of the WL drivers through the lines 31. Each of the vccwlgrpen signals from circuit 30 wakes up 32 WL drivers and, as will be seen in conjunction with Figure 3C, provides the positive potential for the driving signal. As mentioned earlier, the decoded high and mid range addresses select four WL drivers. Finally, the wlegrp signal selects one of the four WL drivers, which driver is within the 32 drivers that are awake. Thus only a single word line driver actually provides a WL signal for any given set of addresses. By waking up only 32 of the 128 drivers considerable power is saved.

Referring now to Figure 3A, the circuit receives the potential more positive than V_{cc} (V_{cWL}) on line 54 from the on-chip charge pump which operates from V_{cc} . Also the circuit receives the negative potential on line 53 from the on-chip negative charge pump. Only one of the four circuits such as shown in Figure 3A is selected at a time based upon the decoded low range address signal. This may be done by NANDing the wlen signal with $\text{predeclo}<3:0>$ to provide the wle_b signal on line 61. V_{cc} is coupled to the gates of the transistors 38 and 40, and as will be discussed, these transistors provide protection against the higher voltage on line 54. The inverters 41, 42 and 43 are coupled between V_{cc} and ground, the NAND gate 52 receives the V_{cc} potential and is coupled to line 53 (the negative potential V_{ssWL}).

Line 54 is coupled to the output line 60 (Vccwlgrp) through the p-channel transistors 32 and 33. These transistors conduct when the potential on node 37 is low. In the latch-like circuit comprising p-channel transistors 34 and 35, the gate of the p-channel transistor 35 is also connected to node 37, thus transistor 35 conducts when transistors 32 and 33 are conducting and is off when the output of line 60 is in its sleep state (approximately equal to V_{cc}).

Assume that in the circuit of Figure 3A wle_bar is low, that is, the circuit has been selected by one of the decoded low range address signals. (WLe is high during the entire process described below.) The output of the inverter 43 will be high, thus transistor 36 is off and the output of both inverters 41 and 42 will be low. Under these conditions, transistor 46 will not conduct and node 37 will be held low since transistor 40 is conducting. With node 37 low, transistors 32 and 33 conduct and line 60 rises to $V_{cc}WL$. Moreover, transistor 34 conducts, causing transistor 35 to be off.

Transistor 39 acts as a diode since its drain and gate are at the same potential (V_{cc}). This transistor prevents the line 60 from dropping to potential of more than one threshold voltage below V_{cc} . When the circuit of Figure 3A is selected and the output line rises to $V_{cc}WL$, transistor 39 does not conduct since its source is at a higher potential than its gate and drain.

When the wle_bar signal is in its high state, that is the circuit of Figure 3A is deselected, the output of the inverter 43 is low, and this causes transistor 36 to conduct. The output of gate 41 is high and thus the node 37 is high. This prevents transistors 32 and 33 from conducting as well as transistor 34. On the other hand, transistor 35 is conducting as is transistor 46.

The transistors 38 and 40 provide protection from the higher voltage $V_{cc}WL$ for transistor 46 and the inverter 41, respectively. When the circuit of Figure 3A is selected transistor 46 is off, and the higher potential of $V_{cc}WL$ would be on the transistor's drain but for transistor 38. At this time, transistor 38 is on since its gate is coupled to V_{cc} . It provides a threshold voltage drop so that transistor 46 is not subjected to the $V_{cc}WL$ potential. Similarly, when the circuit of Figure 3A is not selected, the output of inverter 41 would be exposed to the higher potential of $V_{cc}WL$ but for transistor 40. The threshold voltage drop across transistor 40 consequently reduces the stress on the inverter 41.

The lower portion of Figure 3A provides the $wlegrp$ signal referenced to $V_{ss}WL$. The wle signal on line 60 provides one input to the NAND gate 52. The other input to this gate is from the node between the p-channel transistor 46 and the n-channel transistor 51. The output of gate 52 controls transistors 55 and 58. The node between transistors 57 and 58 provides the $wlegrp$ signal. If the circuit of Figure 3A is selected the potential on line 61 (wle_b) is low, causing transistors 50 and 57 to conduct and turning off transistor 51. That causes the junction between transistor 50 and 51 to rise and thus the conditions of gate 52 are met. The output of gate 52 will be low turning off transistor 58. Line 56 then is pulled to V_{cc} by transistor 57. When the circuit of Figure 3A is deselected, wle_b is high, thus transistors 50 and 57 are off and transistor 51 conducts. The

conditions of gate 52 are not met and its output is high, turning on transistors 55 and 58. This brings line 56 to VssWL.

Decoder of Figure 3B

5 The decoder of Figure 3B receives one of the mid range and one of the high range decoded signals. If both of these are high, the conditions of the NAND gate 65 are met and the output of gate 65 drops in potential. This causes transistor 66 to conduct, causing line 66 to rise in potential to Vcc. Also, transistor 69 is conducting, causing transistor 68 to remain off. If the conditions of gate 65 are not met, transistor 66 is off, and transistor 67 conducts, causing transistor 68 to couple the
10 line 70 to VssWL. Transistor 69 is off at this time. Thus, the decode signal on line 70 has an on potential of Vcc and an off potential of VssWL. As mentioned earlier, there is one decoder for every four word line drivers, and accordingly line 70 is connected to four word line drivers.

Word Line Driver of Figure 3C

15 The WL driver of Figure 3C, if selected, receives a signal of magnitude Vcc on line 70 and line 56. This uniquely selects a WL driver. Moreover, the circuit of Figure 3C, as well as 31 other WL drivers, receive the potential on line 60 to wake them up. With the conditions of gate 71 met, its output is low and transistor 73 conducts, causing the word line to rise to vccwlgrp. Transistor 74 is forced off and the n-channel transistor 81 is also off.

20 If the conditions of gate 71 are not met, transistor 81 conducts, and the gate of transistor 73 is at a high potential, disconnecting line 80 from Vccwlgrp. Transistor 74 conducts, reinforcing the off-state of transistor 73. Note that WL 80 is either at vccwlgrp (VccWL) when the WL is selected or is at VssWL (negative potential) when the WL driver of Figure 3C is deselected. Once again, as was the case for the circuit of Figure 3A the NAND gate 71 and transistor 81 would be subjected to the higher potential, one when the WL driver is selected and the other when the word line driver is
25 deselected, however, transistors 72 and 75 prevent this from occurring, as was described in conjunction with Figure 3A.

Timing Diagram of Figure 4

30 The top waveform in Figure 4 is the memory clock from which all the other timing signals are triggered. The dotted line 90 indicates that the address signals are applied to the address decoder 15 (Figure 2) and are decoded. Shortly after that the wlen line (Figure 3A) is selected. Then, the group signal (Vccwlgrp) is applied to the 32 WLs associated with one of the decoded low range address bits that selected the circuit of Figure 3A. This potential is applied to line 60 of Figure 3C.

Note that before this time, this line is held at a voltage threshold below V_{cc} by transistor 39 of Figure 3A. Following the rise of w_{len} as indicated by arrow 91, the WL driver signal for the selected WL rises from V_{ssWL} to V_{ccWL} .

5 After sensing has occurred the w_{len} potential drops, causing the $w_{ccwlgrp}$ signal to drop to V_{cc} and for the WL to drop in potential to V_{ssWL} as shown by the arrows 92.

Thus, a WL selection architecture has been described which uses NAND logic and which provides a WL driver signal having a high potential higher than V_{cc} and lower potential negative with respect to V_{ss} .

CLAIMS

What is claimed is:

1. A DRAM, comprising:

a plurality of word line drivers;

a plurality of decoders each for selecting a group of the word line drivers from a plurality of groups of the word line drivers, the decoders receiving decoded address signals in a first and second range of memory addresses; and

a plurality of selection circuits for receiving decoded address signals in a third different range of memory addresses, the selection circuits each providing a plurality of first selection signals, each coupled to the word line drivers of the groups of word line drivers, such that a single word line driver is selected for each unique decoded address in the first, second and third range of address.

2. The DRAM of claim 1, wherein the decoders employ NAND logic.

3. The DRAM of claim 1, wherein the word line drivers employ NAND logic for the selection of the single word line driver.

4. The DRAM of claim 1, wherein the DRAM operates from a single positive power supply of V_{cc} with respect to ground (V_{ss}) and wherein the non-selected word line drivers provide an output signal negative with respect to V_{ss} .

5. The DRAM of claim 4, wherein the selected word line driver provides an output signal more positive than V_{cc} .

6. The DRAM of claim 1, wherein the selection circuit provides a second selection signal for each of the decoded address signals in the third range of address signals, for providing a positive potential higher than V_{cc} to a plurality of word line drivers, including the word line driver which is selected.

7. The DRAM of claim 5, wherein the selection circuit includes first transistors for protecting second transistors from exposure to the higher positive potential.

8. The DRAM of claim 5, wherein the word line drivers include transistors for protecting second transistors from exposure to the higher positive potential.

9. A DRAM, comprising:

a plurality of word line drivers;

a plurality of decoders each employing a first NAND logic device for providing a first selection signal which selects a group of the word line drivers, each NAND logic device

receiving a first decoded address signal derived from a first range of memory addresses and a second decoded address signal derived from a second range of memory addresses, different from the first range; and

each word line driver including a second NAND logic device such that only a single word line driver is selected, the second NAND logic device receiving one of the first selection signals and a second signal derived from decoded address signals in a third range of memory addresses, different than the first and second range.

10. The DRAM of claim 9, wherein the DRAM operates from a single positive potential V_{cc} with respect to ground (V_{ss}), and wherein a selected word line driver provides an output signal more positive than V_{cc} .

11. The DRAM of claim 10, wherein the non-selected word line drivers provide a negative signal with respect to V_{ss} .

12. The DRAM of claim 11, wherein each word line driver includes transistors operating as protection devices to prevent the application of the potential more positive than V_{cc} to other transistors.

13. The DRAM of claim 9, including a circuit for selectively providing the potential more positive than V_{cc} to selected ones of the word line drivers, where the number selected is fewer than the total number of word line drivers.

14. A method for operating a DRAM from an applied positive potential of V_{cc} with respect to ground (V_{ss}) comprising:

logically combining decoded high and mid range address signals to provide a first select signal referenced to a negative potential;

selecting a group of word line drivers with the first select signal;

generating a second select signal based on a decoded lower range of address signals;

and

selecting one word line driver from the group of word line drivers.

15. The method of claim 14, including providing a word line driver signal from the selected word line driver which rises from the negative potential to a potential more positive than V_{cc} .



16. The method of claim 14, wherein the logically combining step uses NAND logic.

17. The method of claim 14, including using NAND logic for the selection of the one word line driver.

18. The method of claim 14, including generating third select signals which couple the more positive potential to a plurality of word line drivers, one of which includes the selected one word line driver.

19. The method of claim 14, including generating the more positive potential in the DRAM.

20. The method of claim 19, including generating the negative potential in the DRAM.






FIG. 2




FIG. 3A




FIG. 3C




FIG. 3B




FIG. 4