

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
6 November 2008 (06.11.2008)

PCT

(10) International Publication Number  
**WO 2008/132904 A1**

(51) International Patent Classification:  
*H01L 31/04* (2006.01)

(21) International Application Number:  
PCT/JP2008/055350

(22) International Filing Date: 17 March 2008 (17.03.2008)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
2007-106591 13 April 2007 (13.04.2007) JP

(71) Applicant (for all designated States except US): SEMI-CONDUCTOR ENERGY LABORATORY CO., LTD. [JP/JP]; 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): YAMAZAKI, Shunpei [JP/JP]; c/o SEMICONDUCTOR ENERGY LABORATORY CO., LTD., 398, Hase, Atsugi-shi, Kanagawa, 2430036 (JP). ARAI, Yasuyuki.


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:  
— with international search report

(54) Title: PHOTOVOLTAIC DEVICE AND METHOD FOR MANUFACTURING THE SAME

FIG. 1



(57) Abstract: A photovoltaic device uses a single crystal or polycrystalline semiconductor layer which is separated from a single crystal or polycrystalline semiconductor substrate as a photoelectric conversion layer and has a SOI structure in which the semiconductor layer is bonded to a substrate having an insulating surface or an insulating substrate. A single crystal semiconductor layer which is a separated surface layer part of a single crystal semiconductor substrate and is transferred is used as a photoelectric conversion layer and includes an impurity semiconductor layer to which hydrogen or halogen is added on a light incidence surface or on an opposite surface. The semiconductor layer is fixed to a substrate having an insulating surface or an insulating substrate.

WO 2008/132904 A1

## DESCRIPTION

## PHOTOVOLTAIC DEVICE AND METHOD FOR MANUFACTURING THE SAME

## 5 TECHNICAL FIELD

[0001]

The present invention relates to crystal silicon photovoltaic devices and a method for manufacturing crystal silicon photovoltaic devices. The present invention generally relates to photovoltaic devices utilizing photoelectric conversion characteristics of crystalline semiconductors and a method for manufacturing the  
10 photovoltaic devices.

## BACKGROUND ART

[0002]

As a measure against global warming, solar photovoltaic systems are  
15 increasingly installed at many places. The total production of photovoltaic devices in the world in 2005 was 1, 759 MW, which is an increase by 147 % over the previous fiscal year. At present, the most popular photovoltaic device is crystal photovoltaic devices, and photovoltaic devices using single crystal silicon or polycrystalline silicon account for the large part of the production. A photovoltaic device which is called a  
20 crystal photovoltaic device uses a silicon wafer as a base, which is formed by forming a large silicon ingot and slicing the silicon ingot thin.

[0003]

It is estimated that, in a crystal photovoltaic device using single crystal silicon or polycrystalline silicon, a thickness of a silicon wafer which is sufficient to generate  
25 photoelectromotive force is about 10  $\mu\text{m}$ . However, a silicon wafer cut out from a silicon ingot has a thickness of about 200  $\mu\text{m}$  to 500  $\mu\text{m}$ . This means that only about 5 % of a silicon wafer which is used in a photovoltaic device contributes to photoelectric conversion.

[0004]

30 As production of photovoltaic devices increases, shortage in supply of silicon, which is a raw material of silicon wafers and steep rise in price of silicon wafers

become problems in industry. The production of polycrystalline silicon including those for semiconductors in the world in 2006 was about 37 thousand tons, and polycrystalline silicon which is demanded for solar sells is 11 thousand tons. Production of photovoltaic devices increases every year and the demand has already  
5 been tight. In order to increase production capacity of polycrystalline silicon, a large investment is needed and it is difficult to ensure the production which corresponds to the demand. Therefore, it is expected that shortage of silicon wafer supply will continue.

[0005]

10 Here, as another type of a photovoltaic device using a single crystal semiconductor substrate, a photovoltaic device using a single crystal semiconductor layer which is thinned is given. For example, Patent Document 1 (Patent Document 1: Japanese Published Patent Application No. H10-335683) discloses a tandem solar cell in which hydrogen ions are implanted into a single crystal silicon substrate, and a single  
15 crystal silicon layer which is separated from the single crystal silicon substrate in a layer shape is disposed over a supporting substrate in order to lower the cost and save resources while maintaining high conversion efficiency. In this tandem solar cell, a single crystal semiconductor layer and a substrate are bonded to each other with a conductive paste.

20 [0006]

Further, an attempt to directly form the crystal semiconductor layer over a substrate has been conventionally made. For example, a method for manufacturing a silicon thin film photovoltaic device in which crystal silicon film is deposited over a substrate by using a VHF which is higher than 27 MHz and pulse modulated (see Patent  
25 Document 2: Japanese Published Patent Application No. 2005-50905). Further, a technique for controlling plasma treatment conditions to optimize a concentration of a dopant in crystal grains and crystal grain boundaries when a thin film polycrystalline silicon film is formed by a plasma CVD method over a special electrode called a texture electrode which has minute unevenness on its surface (see Patent Document 3: Japanese  
30 Published Patent Application No. 2004-14958).

DISCLOSURE OF INVENTION

[0007]

According to conventional art, a semiconductor substrate which is used for a crystal photovoltaic device is more than or equal to ten times as thick as the semiconductor substrate needed to be for photoelectric conversion and an expensive wafer is wasted. On the other hand, a crystal thin film silicon photovoltaic device is still inferior to a photovoltaic device using a semiconductor substrate in terms of photoelectric conversion characteristics because of low crystal quality. A crystal thin film silicon photovoltaic device has a problem in that a crystal silicon film needs to be formed by a chemical vapor deposition method to have a thickness of equal to or more than 1  $\mu\text{m}$  and the productivity is low.

[0008]

Further, in a method for bonding a thin slice of a single crystal semiconductor layer to a supporting substrate with a conductive paste, there is a problem such that bond strength cannot be maintained for a long time. In particular, in a condition in which a photovoltaic device is exposed to direct sunlight, there is a problem such that an organic material contained in a conductive paste is modified and bond strength is lowered. In addition, there is a problem of reliability such that a conductive material (e.g., silver) in the conductive paste is diffused into the single crystal semiconductor layer, which deteriorates photoelectric conversion characteristics of a semiconductor.

[0009]

In view of the foregoing, it is an object to efficiently use silicon semiconductor materials which are necessary for photovoltaic devices. It is another object to improve productivity of photovoltaic devices and photoelectric conversion characteristics. It is yet another object to improve reliability of photovoltaic devices.

[0010]

A photovoltaic device according to the present invention uses a single crystal semiconductor layer or a polycrystalline semiconductor layer which is separated from a single crystal semiconductor substrate or a polycrystalline semiconductor substrate and has a so-called SOI structure in which the semiconductor layer is bonded to a substrate having an insulating surface or an insulating substrate. The single crystal semiconductor layer or the polycrystalline semiconductor layer is a surface layer part of the single crystal semiconductor substrate or the polycrystalline semiconductor substrate

which is separated and transferred from the semiconductor substrate. The single crystal semiconductor layer or the polycrystalline semiconductor layer is used as a photoelectric conversion layer and includes an impurity semiconductor layer to which hydrogen or halogen is added in a light incidence surface side and/or a side opposite to the light incidence surface.

[0011]

The single crystal semiconductor layer or the polycrystalline semiconductor layer is separated from the single crystal semiconductor substrate or the polycrystalline semiconductor substrate by introduction of ions of hydrogen or halogen to the substrate and using a separation layer formed by introducing ions as a cleavage plane. The single crystal semiconductor layer or the polycrystalline semiconductor layer is fixed to a substrate having an insulating surface or an insulating substrate. One kind of ions or plural kinds of ions of different masses consisting of a single kind of atoms are preferably introduced into the single crystal semiconductor substrate or the polycrystalline semiconductor substrate. For example, in the case of introducing hydrogen ions, the hydrogen ions preferably include  $H^+$ ,  $H_2^+$ , and  $H_3^+$  ions with a high proportion of  $H_3^+$  ions. By introducing ions with a large number of atoms into the single crystal semiconductor substrate or the polycrystalline semiconductor substrate, a dosage can be substantially increased and cleavage can be performed at low temperature along the layer formed by ion introduction (a separation layer) for forming a single crystal semiconductor layer or a polycrystalline semiconductor layer.

[0012]

Either the single crystal semiconductor layer or the polycrystalline semiconductor layer and either the substrate having an insulating surface or the insulating substrate are fixed using a layer which has a smooth surface and forms a hydrophilic surface as a bonding surface. A bond is formed by Van der Waalse force or a hydrogen bond, which utilizes interaction between molecules or atoms. Preferably, a bonding layer which is formed of silicon oxide with organic silane as a raw material is provided either or both of the surfaces which form a bond, when bonding the substrate and the single crystal semiconductor layer. As an organic silane gas, a silicon-containing compound such as tetraethoxysilane (TEOS) (chemical formula:  $Si(OC_2H_5)_4$ ), trimethylsilane (TMS) ( $(CH_3)_3SiH$ ), tetramethylcyclotetrasiloxane

(TMCTS), octamethylcyclotetrasiloxane (OMCTS), hexamethyldisilazane (HMDS), triethoxysilane ( $\text{SiH}(\text{OC}_2\text{H}_5)_3$ ), trisdimethylaminosilane ( $\text{SiH}(\text{N}(\text{CH}_3)_2)_3$ ), or the like can be used. In other words, a layer which has a smooth surface and can form a hydrophilic surface is provided between the single crystal semiconductor layer or the polycrystalline semiconductor layer and the substrate having an insulating surface or the insulating substrate in order to provide a single crystal semiconductor.

[0013]

Note that single crystals are crystals in which crystal faces and crystallographic axes are aligned and atoms or molecules which consist the single crystals are spatially ordered. However, although single crystals are structured by orderly aligned atoms, single crystals may include a lattice defect in which the alignment is disordered as a part or single crystals may include intended or unintended lattice strain.

[0014]

By using a semiconductor layer which is separated from the single crystal semiconductor substrate or the polycrystalline semiconductor substrate as a photoelectric conversion layer, a photovoltaic device which is excellent in photoelectric conversion characteristics can be obtained. When the semiconductor layer includes an impurity semiconductor layer to which hydrogen or halogen is added in the light incidence side or the side opposite thereto, collection efficiency of photogenerated carriers is improved; therefore, photoelectric conversion characteristics can be improved. The semiconductor layer can be thinned while maintaining the thickness needed for photoelectric conversion through separation of the semiconductor layer from a single crystal semiconductor substrate or a polycrystalline semiconductor substrate and bonding of the separated semiconductor layer to a substrate having an insulating surface or an insulating substrate; therefore, the photoelectric conversion characteristics of the photovoltaic device can be improved. In addition, silicon resources can be saved.

[0015]

By using a specific silicon oxide film as a bonding layer, a bond can be formed at a temperature equal to or lower than 700 °C. Accordingly, even in the case of using a substrate with an upper temperature limit of equal to or lower than 700 °C, such as a glass substrate, a single crystal semiconductor layer or a polycrystalline semiconductor

layer with a bond portion having high bond strength can be provided over the substrate of glass or the like.

## BRIEF DESCRIPTION OF DRAWINGS

[0016]

5           FIG. 1 is a diagram illustrating a cross-sectional structure of a photovoltaic device in which a single crystal semiconductor layer over an insulating substrate is used as a photoelectric conversion layer;

          FIG. 2 is a diagram illustrating a cross-sectional structure of a photovoltaic device in which a single crystal semiconductor layer over an insulating substrate is used  
10 as a photoelectric conversion layer;

          FIG. 3 is a diagram illustrating a cross-sectional structure of a photovoltaic device in which a single crystal semiconductor layer over an insulating substrate is used as a photoelectric conversion layer;

          FIG. 4 is a plan view illustrating a photovoltaic device relating to an  
15 embodiment mode;

          FIGS. 5A to 5D are cross-sectional views illustrating manufacturing steps of a photovoltaic device relating to an embodiment mode;

          FIG. 6 is a graph illustrating an impurity distribution in a separation layer and a first impurity semiconductor layer which are formed in a single crystal semiconductor  
20 substrate;

          FIGS. 7A and 7B are cross-sectional views illustrating manufacturing steps of a photovoltaic device relating to an embodiment mode;

          FIGS. 8A to 8C are cross-sectional views illustrating manufacturing steps of a photovoltaic device relating to an embodiment mode;

25           FIG. 9 is a graph illustrating a relation of a first impurity semiconductor layer, a second impurity semiconductor layer, and a wide band-gap layer which are formed in a semiconductor layer;

          FIG. 10 is a diagram illustrating a structure in FIG. 9 using a band model;

          FIG. 11 is a plan view illustrating a manufacturing step of a photovoltaic device  
30 module relating to an embodiment mode;

          FIGS. 12A and 12B are cross-sectional views illustrating a manufacturing step of a photovoltaic device module relating to an embodiment mode;

FIG. 13 is a plan view illustrating a manufacturing step of a photovoltaic device module relating to an embodiment mode;

FIGS. 14A and 14B are cross-sectional views illustrating a manufacturing step of a photovoltaic device module relating to an embodiment mode;

5 FIG. 15 is a plan view illustrating a manufacturing step of a photovoltaic device module relating to an embodiment mode;

FIGS. 16A and 16B are cross-sectional views illustrating a manufacturing step of a photovoltaic device module relating to an embodiment mode;

10 FIGS. 17A to 17D are cross-sectional views illustrating manufacturing steps of a photovoltaic device relating to an embodiment mode;

FIG. 18 is a graph illustrating an impurity distribution in a separation layer and a first impurity semiconductor layer which are formed in a single crystal semiconductor substrate;

15 FIGS. 19A to 19C are cross-sectional views illustrating manufacturing steps of a photovoltaic device relating to an embodiment mode;

FIG. 20 is a graph illustrating a relation of a first impurity semiconductor layer, a second impurity semiconductor layer, and a wide band-gap layer which are formed in a semiconductor layer; and

20 FIG. 21 is a diagram illustrating a structure in FIG. 20 using a band model.

## BEST MODE FOR CARRYING OUT THE INVENTION

### Embodiment Mode

[0017]

25 Hereinafter, embodiment modes of the present invention will be described with reference to the accompanying drawings. Note that the present invention is not limited to the following description and it will be readily appreciated by those skilled in the art that modes and details can be modified in various ways without departing from the spirit and the scope of the present invention. Accordingly, the present invention should not be construed as being limited to the description of the embodiment modes to  
30 be given below. Note that like portions in the drawings may be denoted by the like reference numerals in a structure of the present invention to be given below.

[0018]

(Structure of a photovoltaic device)

[0019]

FIG. 1 shows a cross-sectional structure of a photovoltaic device in which a semiconductor layer 102 is formed on a substrate 101. The substrate 101 is a substrate having an insulating surface or an insulating substrate, and any of a variety of glass substrates that are used in the electronics industry, such as an aluminosilicate glass substrate, an aluminoborosilicate glass substrate, and a barium borosilicate glass substrate, can be used. Alternatively, a ceramic substrate, a quartz glass substrate, or a semiconductor substrate such as a silicon wafer can be used. The semiconductor layer 102 is a crystal semiconductor and single crystal silicon is typically used. Alternatively, a crystal semiconductor of silicon, germanium or a compound semiconductor such as gallium arsenide or indium phosphide, which can be separated from a single crystal semiconductor substrate or a polycrystalline semiconductor substrate can be used.

15 [0020]

A bonding layer 103 which has a flat surface and forms a hydrophilic surface is provided between the substrate 101 and the semiconductor layer 102. An insulating film is suitable for the bonding layer 103. For example, a silicon oxide film can be used. A silicon oxide film formed by a chemical vapor deposition method using an organic silane gas is preferably used as the bonding layer 103. Examples of an organic silane gas that can be used include a silicon-containing compound such as tetraethoxysilane (TEOS:  $\text{Si}(\text{OC}_2\text{H}_5)_4$ ), trimethylsilane (TMS:  $(\text{CH}_3)_3\text{SiH}$ ), tetramethylcyclotetrasiloxane (TMCTS), octamethylcyclotetrasiloxane (OMCTS), hexamethyldisilazane (HMDS), triethoxysilane ( $\text{SiH}(\text{OC}_2\text{H}_5)_3$ ), or trisdimethylaminosilane ( $\text{SiH}(\text{N}(\text{CH}_3)_2)_3$ ).

[0021]

The bonding layer 103 which has a smooth surface and forms a hydrophilic surface is provided to have a thickness of 5 to 500 nm. When the thickness of the bonding layer 103 is within that range, unevenness of a surface on which the bonding layer 103 is formed is not reflected and a surface of the bonding layer 103 can be planarized. In addition, distortion due to stress between the bonding layer 103 and the substrate to which the bonding layer 103 is bonded can be relieved.

[0022]

The bonding layer 103 is provided on the semiconductor layer 102 and is disposed in close contact with a surface of the substrate 101, so that bonding can be performed even at room temperature. In order to bond the substrate 101 and the bonding layer 103, which are formed from different kinds of materials at low temperature, surfaces thereof are cleaned. When the substrate 101 and the bonding layer 103 having cleaned surfaces are disposed in close contact with each other, a bond is formed by attraction between the surfaces. In this case, it is preferable to perform treatment in which a hydroxy group is attached to a surface of either one or both surfaces of the substrate 101 and the bonding layer 103, which is to form a bond. Oxygen plasma treatment or ozone treatment can made the surface of the substrate 101 hydrophilic. It is considered that this phenomenon occurs because a surface which is subjected to oxygen plasma treatment or ozone treatment is activated and a hydroxy group is attached. That is, in the case of performing treatment in which the surface of the substrate 101 is made hydrophilic, a bond is formed due to hydrogen bonding by action of a hydroxy group on the surface. To increase strength of a bond formed at room temperature, thermal treatment is preferably performed.

[0023]

As treatment for bonding the substrate 101 and the bonding layer 103 to each other at low temperature, a surface which is to form a bond may be cleaned by being irradiated with an ion beam using a rare gas such as argon. By irradiation with an ion beam, dangling bonds are exposed on the surface of the substrate 101 or the bonding layer 103 and the surface is extremely activated. When surfaces which are thusly activated are disposed in close contact with each other, a bond can be formed even at low temperature. A method for forming a bond by activation of the surfaces is preferably carried out in vacuum because the surfaces need to be highly cleaned.

[0024]

When the substrate 101 and the semiconductor layer 102 are pressed, a strong bond can be formed. Further, when thermal treatment is performed on the substrate 101 and the semiconductor layer 102 which are superposed on each other, bond strength can be increased. The thermal treatment is performed at 300 to 700 °C using a rapid thermal annealing (RTA) apparatus. By emitting laser light towards the semiconductor

layer 102 from the substrate 101 side, bond strength can be increased. Such treatment may be performed under pressure.

[0025]

The semiconductor layer 102 is formed by separating a thin slice from a single  
5 crystal semiconductor substrate. For example, the semiconductor layer 102 is formed  
by introducing ions of hydrogen into a predetermined depth of a single crystal  
semiconductor substrate at high concentration, performing thermal treatment, and  
separating a single crystal silicon layer which is an outer layer of the single crystal  
10 semiconductor substrate. Ions of halogen typified by fluorine can be employed instead  
of hydrogen as ions to be introduced into the single crystal semiconductor substrate.  
Hydrogen may be introduced after introduction of halogen, or halogen may be  
introduced after introduction of hydrogen. In addition, ions of a rare gas such as  
helium, argon, or krypton may be introduced before or after this step. A thickness of  
15 the semiconductor layer 102 is 0.1 to 10  $\mu\text{m}$ . This thickness of the semiconductor  
layer 102 is sufficient for absorption of sunlight. In addition, this thickness is suitable  
for extracting photogenerated carriers, which flow in the semiconductor layer 102,  
through an electrode before the photogenerated carriers are eliminated by  
recombination.

[0026]

20 In this case, one kind of ions or plural kinds of ions of different masses  
consisting of a single kind of atoms are preferably introduced into the single crystal  
semiconductor substrate. For example, in the case of introducing hydrogen ions into  
the single crystal semiconductor substrate, the hydrogen ions preferably include  $\text{H}^+$ ,  $\text{H}_2^+$ ,  
and  $\text{H}_3^+$  ions with a high proportion of  $\text{H}_3^+$  ions. When ions having a large number of  
25 atoms are introduced, the single crystal semiconductor substrate can be irradiated with a  
larger number of ions; therefore, time for ion introduction can be shortened.

[0027]

Ions can be introduced into the single crystal semiconductor substrate by an ion  
implantation method or an ion doping method. An ion implantation method refers to a  
30 method by which an ionized gas which has been subjected to mass separation is  
implanted into a semiconductor. In this ion implantation method,  $\text{H}_3^+$  can be

selectively introduced, for example. An ion doping method refers to a method by which an ionized gas which is not subjected to mass separation is accelerated by an electrical field and introduced into a substrate. With this ion doping method, ion doping of a large dose can be performed with high efficiency even on a large-area substrate.

[0028]

As another method for obtaining the semiconductor layer 102, a method may be employed in which after single crystal silicon is epitaxially grown over porous silicon, a porous silicon layer is separated by cleavage by water-jetting.

[0029]

A first electrode 104 is provided between the semiconductor layer 102 and the bonding layer 103. The first electrode 104 is formed using metal such as aluminum, nickel, or silver. In the case where a light incidence surface is on the substrate 101 side, the first electrode 104 may be formed of a transparent electrode of indium tin oxide or the like. A first impurity semiconductor layer 105 is preferably formed in a part which is on a side of the semiconductor layer 102 which is in contact with the first electrode 104. In the case where the semiconductor layer 102 has p-type conductivity, the first impurity semiconductor layer 105 is doped with an element belonging to Group 13 in the periodic table, such as boron, so that the impurity concentration thereof is heightened and the first impurity semiconductor layer 105 has p<sup>+</sup> type conductivity. In the case where light is incident on the semiconductor layer 102 side, the first impurity semiconductor layer 105 is opposite to the light incidence surface and the first impurity semiconductor layer 105 forms an internal electric field, which is also referred to as a back surface field (BSF). A structure with BSF is suitable for improving external quantum efficiency of photogenerated carriers. Such a structure effectively functions in a photovoltaic device in which a photoelectric conversion layer is formed of the semiconductor layer 102 with a thickness of 0.1 to 10 μm. Note that the first impurity semiconductor layer 105 can be omitted. When a second impurity semiconductor layer 106 which is described later is provided, the photovoltaic device can function.

[0030]

The semiconductor layer 102 includes the second impurity semiconductor layer

106 in a part which is on the side opposite to the first impurity semiconductor layer 105. The second impurity semiconductor layer 106 are formed to have an opposite conductivity type to that of the first impurity semiconductor layer 105. For example, in the case where the first impurity semiconductor layer 105 has p-type conductivity, the  
5 second impurity semiconductor layer 106 is a layer having n-type conductivity. As an n-type impurity, an element belonging to Group 15 in the periodic table, such as phosphorus or arsenic is used. The impurity element can be added either by an ion implantation method or an ion doping method.

[0031]

10 The second impurity semiconductor layer 106 includes a wide band-gap layer 106a which includes hydrogen or halogen typified by fluorine as well as an n-type or p-type impurity. Hydrogen or halogen typified by fluorine may be distributed over the entire part of the second impurity semiconductor layer 106; however, they are preferably distributed so that the concentration thereof is high near the surface of the  
15 semiconductor layer 106. In any case, the concentration of hydrogen or halogen in the second impurity semiconductor layer 106 is preferably higher than that in the center region of the semiconductor layer 102, in distribution in the thickness direction of the semiconductor layer 102. FIG. 1 shows a region in a surface layer of the second impurity semiconductor layer 106 in which hydrogen or halogen is distributed at high  
20 concentration as the wide band-gap layer 106a. Apparently, distribution of hydrogen or halogen in the second impurity semiconductor layer 106 is not limited thereto and hydrogen or halogen may be distributed over the entire part of the second impurity semiconductor layer 106. Since defects serving as carrier traps are generated near an impurity semiconductor layer to which an impurity element is added, it is effective to  
25 make halogen contained to compensate the defect in order to improve conversion efficiency.

[0032]

The wide band-gap layer 106a which includes hydrogen or halogen typified by fluorine at higher concentration than another region is provided on a surface side in the  
30 second impurity semiconductor layer 106 in the semiconductor layer 102; therefore, an energy gap of the region widened. When the energy gap in the wide band-gap layer 106a is widened, more light enters the semiconductor layer 102 which is suitable for

photoelectric conversion, in the case where a light incidence surface is on the wide band-gap layer 106a side; accordingly, conversion efficiency can be increased.

[0033]

A second electrode 107 is provided over the second impurity semiconductor layer 106. In the case where a light incidence surface is on the second impurity semiconductor layer 106 side, the second electrode 107 is formed of an electrode which is formed of aluminum, silver, or the like and shaped into a comb shape, or the second electrode 107 is formed of a transparent electrode of indium tin oxide or the like. In this structure, a protection film 108 is preferably formed over the second impurity semiconductor layer 106. The protection film 108 is preferably formed of a silicon nitride film. The protection film 108 may also include films having different refractive indexes which are stacked so as to function as an anti-reflective film. For example, a stacked-layers structure having a silicon nitride film and a magnesium fluoride film is employed as a structure of an anti-reflective film. In the case where a light incidence surface is on the substrate 101 side, the second electrode 107 may be formed from metal such as aluminum.

[0034]

FIG. 2 shows a structure in which the substrate 101 is provided with a barrier layer 109 and the bonding layer 103. When the barrier layer 109 is provided, the semiconductor layer 102 can be prevented from being contaminated. That is, an impurity such as a movable ion like an alkali metal or an alkaline earth metal can be prevented from diffusing from the substrate 101 into the semiconductor layer 102. The barrier layer 109 is preferably a dense insulating film of silicon nitride, aluminum nitride, or the like. In this case, the bonding layer 103 is preferably provided over the barrier layer 109 which is over the substrate 101. When the bonding layer 103 is also provided on the substrate 101 side, a dense insulating film of silicon nitride or the like can be employed as the barrier layer 109 and a favorable bond with the semiconductor layer 102 can be formed. Note that other elements are similar to those in FIG. 1.

[0035]

FIG. 3 shows a structure in which the first impurity semiconductor layer 105 in the semiconductor layer 102 includes hydrogen or halogen typified by fluorine. Hydrogen or halogen typified by fluorine may be distributed over the entire part of the

first impurity semiconductor layer 105. The first impurity semiconductor layer 105 includes a wide band-gap layer 105a which includes hydrogen or halogen typified by fluorine as well as an n-type or p-type impurity. Hydrogen or halogen typified by fluorine in the wide band-gap layer 105a is preferably distributed so that the concentration thereof on the first electrode 104 side is high. FIG. 3 shows a mode in which the wide band-gap layer 105a which includes hydrogen or halogen at high concentration is formed on the first electrode 104 side in the first impurity semiconductor layer 105, but the present invention is not limited thereto. Hydrogen or halogen may be distributed over the entire part of the second impurity semiconductor layer 106. By increasing the concentration of hydrogen or halogen typified by fluorine in the first impurity semiconductor layer 105, an energy gap of the wide band-gap layer 105a is widened. When the energy gap of the first impurity semiconductor layer 105 is widened, a back surface field (BSF) can be stronger and collection efficiency of photogenerated carriers can be improved. In addition, since a built-in potential (a built-in electric field) is also increased, the photoelectric conversion characteristics can be improved as a result. In any case, the concentration of hydrogen or halogen in the first impurity semiconductor layer 105a and the second impurity semiconductor layer 106 is preferably higher than that in the center region of the semiconductor layer 102 in distribution in the thickness direction of the semiconductor layer 102. Note that other elements are similar to those in FIG. 1.

[0036]

The structures of a photovoltaic device using the semiconductor layer 102 bonded to the substrate 101 have been described with reference to FIGS. 1 to 3, but this embodiment mode is not limited to this and can be implemented by freely combining elements in different structures. Further, a polycrystalline semiconductor layer can be used instead of a single crystal semiconductor layer.

[0037]

(Embodiment Mode 1)

[0038]

A method for manufacturing a photovoltaic device, in which a thin single crystal semiconductor layer is separated from a single crystal semiconductor substrate and the separated single crystal semiconductor layer is transferred to a substrate having

an insulating surface or an insulating substrate, is described with reference to the drawings.

[0039]

FIG. 4 is a plan view of a photovoltaic device relating to this embodiment mode.

5 This photovoltaic device has a structure in which light is incident on the semiconductor layer 102 side provided over the substrate 101. In a peripheral portion of the substrate 101, an insulating layer 110 having an opening is provided over the semiconductor layer 102. The second electrode 107 having a comb shape is formed over the semiconductor layer 102. An extraction electrode 111 which is on a side opposite to the second  
10 electrode 107 is electrically connected to a first electrode through a contact hole penetrating the insulating layer 110 and the semiconductor layer 102.

[0040]

Next, manufacturing steps of the photovoltaic device are described with reference to cross-sectional views corresponding to line A-B in FIG. 4.

15 [0041]

As shown in FIG. 5A, a surface protection film 113 is formed on a surface of a single crystal semiconductor substrate 112. A typical example of the single crystal semiconductor substrate 112 is single crystal silicon, and a silicon wafer having a mirror-polished surface is suitable. The surface protection film 113 is preferably  
20 formed of silicon oxide or silicon nitride by a chemical vapor deposition method. A plasma chemical vapor deposition (CVD) method is typically employed as a chemical vapor deposition method. The surface protection film 113 is preferably provided in order to protect a surface of the single crystal semiconductor substrate 112 from being roughened by ion introduction. The surface protection film 113 is preferably provided  
25 to have a thickness of 50 to 200 nm. Ions accelerated by an electric field is introduced through the surface of the surface protection film 113, so that the separation layer 114 is formed at a predetermined depth of the single crystal semiconductor substrate 112.

[0042]

Ion introduction is performed in consideration of a thickness of a  
30 semiconductor layer that is to be transferred to a substrate. The thickness of the semiconductor layer is about 0.1 to 10  $\mu\text{m}$ . In order to form the separation layer 114 at a comparatively large distance from the surface of the single crystal semiconductor

substrate 112, ions are accelerated by high voltage of 80 kV or more and introduced. Ions are preferably incident on a principal surface of the single crystal semiconductor substrate 112 at approximately right angle, and a channeling effect may be positively utilized. For example, a crystal plane orientation of the single crystal semiconductor substrate 112 may be selected so that ions are perpendicularly incident on the crystal axis  $\langle 100 \rangle$ . Further, the depth which introduced ions reach may be controlled by tilting the substrate. The region over the separation layer 114 is the semiconductor layer 102.

[0043]

10 The separation layer 114 is formed by introducing ions of hydrogen or halogen typified by fluorine. Ions of a rare gas such as helium, argon, or krypton may also be introduced. Ions are introduced either by an ion implantation method or an ion doping method. In the case of forming the separation layer 114 in the single crystal semiconductor substrate 112, one kind of ions or plural kinds of ions of different masses consisting of a single kind of atoms are preferably introduced. In the case of introducing hydrogen ions, the hydrogen ions preferably include  $H^+$ ,  $H_2^+$ , and  $H_3^+$  ions with a high proportion of  $H_3^+$  ions because time for ion introduction can be shortened. By introducing hydrogen ions with a large number of atoms, dangling bonds of silicon are formed in the separation layer 114 and the dangling bonds are terminated to form minute voids (microvoids).

[0044]

25 The separation layer 114 may be formed by introducing ion species of a rare gas to the single crystal semiconductor substrate 112 to form dangling bonds in a region where the ion species are introduced, and introducing hydrogen so that the dangling bonds and hydrogen are bonded. In this method, it is preferable to introduce hydrogen ions with a large mass so that hydrogen and silicon in the single crystal semiconductor substrate 112 form not only Si-H bonds but also Si-H<sub>2</sub> bonds at high proportion. Since Si-H<sub>2</sub> bonds start releasing hydrogen at low temperature compared to Si-H bonds, separation of the semiconductor layer 102 can be performed at lower temperature. At any rate, minute voids formed due to introduction of ions can have unbound hydrogen between silicon crystal lattices; therefore, the semiconductor layer 102 can be easily separated with thermal treatment at low temperature.

[0045]

Then, as shown in FIG. 5B, a thin region on the surface in the single crystal semiconductor substrate 112 is doped with boron, which is an impurity element imparting p-type conductivity so that the first impurity semiconductor layer 105 is formed. In the photovoltaic device of this embodiment mode, the first impurity semiconductor layer 105 is disposed on the side opposite to the light incidence surface side so that a back surface field (BSF) is formed.

[0046]

FIG. 6 shows distribution of an introduced impurity in the separation layer 114 and the first impurity semiconductor layer 105, which are formed in the single crystal semiconductor substrate 112. The separation layer 114 is formed at a long distance from the surface of the single crystal semiconductor substrate 112 (the region which is denoted by a long dashed short dashed line), where a concentration of hydrogen or halogen such as fluorine which are distributed is higher than that in other regions. The first impurity semiconductor layer 105 is formed in a region on a surface side in the single crystal semiconductor substrate 112 (the region which is denoted by a dashed line), where a concentration of boron, which is an impurity element imparting p-type conductivity which is distributed is higher than that in other regions.

[0047]

FIG. 5C shows a step of forming the first electrode 104 over the first impurity semiconductor layer 105. The first electrode 104 is formed from metal such as aluminum, nickel, or silver. The first electrode 104 is formed by a vacuum deposition method or a sputtering method so that a surface thereof is planarized.

[0048]

FIG. 5D shows a step in which a protection film 115 which covers the single crystal semiconductor substrate 112 is provided over the first electrode 104 and the bonding layer 103 is further formed. The protection film 115 is preferably formed of a silicon nitride film in order to prevent impurity contamination. The protection film 115 can prevent the semiconductor layer 102 from being contaminated by diffusion of an impurity such as a movable ion or moisture. In addition, the protection film 115 can prevent oxidation of the first electrode 104 in formation of the bonding layer 103. The bonding layer 103 is preferably formed of a silicon oxide film. As a silicon oxide

film, a silicon oxide film which is formed using an organic silane gas by a chemical vapor deposition method is preferably used as described above. Alternatively, a silicon oxide film which is formed by a chemical vapor deposition method using a silane gas can be used. Film formation by a chemical vapor deposition method is performed at a  
5 film formation temperature of, for example, equal to or lower than 350 °C, which is a temperature at which degassing does not occur in the separation layer 114 formed in the single crystal semiconductor substrate. In contrast, thermal treatment with which the semiconductor layer 102 is separated from the single crystal semiconductor substrate 112 is performed at a thermal treatment temperature higher than the film formation  
10 temperature.

[0049]

FIG. 7A shows a step in which the substrate 101 is disposed in close contact with a surface of the bonding layer 103 which is provided for the single crystal semiconductor substrate 112, to bond the two to each other. Surfaces which are to  
15 form a bond is cleaned sufficiently. Then, the substrate 101 and the bonding layer 103 are disposed in close contact with each other, whereby a bond is formed therebetween. This bond is formed by action of hydrogen bonding as described above. By pressing the substrate 101 and the single crystal semiconductor substrate 112 against each other, a bond can be formed further reliably.

20 [0050]

In order to form a favorable bond, either one or both surfaces of the substrate 101 and the bonding layer 103 may be activated. For example, either one or both surfaces of the substrate 101 and the bonding layer 103 can be activated by irradiating the surface which is to form a bond with an atomic beam or an ion beam. When an  
25 atomic beam or an ion beam is used, a rare gas neutral atom beam or a rare gas ion beam of argon or the like can be used. Alternatively, plasma irradiation or radical treatment may be performed on a surface which is to form a bond. Such surface treatment facilitates formation of a bond between different kinds of materials even at a temperature of 200 to 400 °C.

30 [0051]

After the substrate 101 and the single crystal semiconductor substrate 112 are

bonded to each other with the bonding layer 103 interposed therebetween, it is preferable that heat treatment or pressure treatment be performed. Heat treatment or pressure treatment makes it possible to increase bond strength. The thermal treatment is preferably performed at a temperature equal to or lower than the upper temperature limit of the substrate 101. The pressure treatment is performed so that pressure is applied in a direction perpendicular to the bonding surface, in consideration of the pressure resistance of the substrate 101 and the single crystal semiconductor substrate 112. A halogen lamp or the like may be used for heating. Laser light irradiation may be performed for increasing bond strength at low temperature. A wavelength of laser light which is used for irradiation is preferably in the range from visible light wavelength to ultraviolet wavelength. For example, excimer laser light irradiation may be performed, or an excimer lamp may be used as a means for ultraviolet irradiation in order to increase bond strength. At any rate, ultraviolet light irradiation can encourage reaction on a bonding portion and increase bond strength.

15 [0052]

In FIG. 7B, after the substrate 101 and the single crystal semiconductor substrate 112 are bonded to each other, thermal treatment is performed to separate the single crystal semiconductor substrate 112 from the substrate 101 using the separation layer 114 as a cleavage plane. The thermal treatment is preferably performed at a temperature ranging from a temperature at which the bonding layer 103 is formed to the upper temperature limit of the substrate 101. When the thermal treatment is performed at, for example, 400 to 600 °C, a change occurs in volume of minute voids formed in the separation layer 114, which enables separation of the single crystal semiconductor substrate 112 from the substrate 101 with the semiconductor layer 102 left over the substrate 101. A wide band-gap layer 116 including hydrogen or halogen such as fluorine introduced in order to form the separation layer 114 is left on the surface side in the semiconductor layer 102. The wide band-gap layer 116 is a layer in which an energy gap is larger than 1.12 eV, which is an energy gap of silicon, because the wide band-gap layer 116 includes hydrogen or halogen in silicon of the single crystal semiconductor substrate 112. Since bond energy of Si-H or Si-F is larger than that of Si-Si, the wide band-gap layer 116 inevitably has a wider band gap. The surface of the semiconductor layer 102 which is separated has minute unevenness. The unevenness

may be left. It is expected that minute unevenness suppress light reflection. In the case of planarizing the surface of the semiconductor layer 102, the surface may be polished by a chemical mechanical polishing (CMP) method.

[0053]

5 FIG. 8A shows a step in which the insulating layer 110 is formed over the semiconductor layer 102 which is bonded to the substrate 101. As the insulating layer 110, a silicon nitride film or a silicon oxide film is preferably formed by a chemical vapor deposition method.

[0054]

10 FIG. 8B shows a step in which an opening is formed in the insulating layer 110 and phosphorus or arsenic, which is an n-type impurity element, is added through the opening to form the second impurity semiconductor layer 106. The second impurity semiconductor layer 106 is used as a light incidence surface. In this case, the second impurity semiconductor layer 106 is formed to include a wide band-gap layer 116.

15 The wide band-gap layer 116 is a layer which includes an n-type impurity element as well as hydrogen or halogen such as fluorine. It is possible that the second impurity semiconductor layer 106 be formed to include the wide band-gap layer 116 as the entire part. Further, the second impurity semiconductor layer 106 may be formed deeper than the wide band-gap layer 116. In this case, hydrogen in the wide band-gap layer

20 116 can be prevented from being released by forming a silicon nitride film as the protection film 108 on the surface of the semiconductor layer 102 and then introducing an n-type impurity element such as phosphorus or arsenic.

[0055]

25 FIG. 9 is a graph showing a relation between the first impurity semiconductor layer 105, the second impurity semiconductor layer 106, and the wide band-gap layer 116a, which are formed in the semiconductor layer 102. Distribution of an n-type impurity element in the second impurity semiconductor layer 106 is denoted by a dashed line and distribution of hydrogen or halogen such as fluorine included in the wide band-gap layer 116a is denoted by a long dashed short dashed line. The wide

30 band-gap layer 116a is a region including both an n-type impurity element and hydrogen or halogen such as fluorine. The concentration of hydrogen or halogen such as fluorine becomes higher towards the surface of the semiconductor substrate 101.

[0056]

FIG. 10 is a diagram which illustrates the state using a band model. According to this embodiment mode, as is shown in FIG. 10, an energy gap of the wide band-gap layer 116 is wider than that of a center portion of the semiconductor layer 102. Therefore, more light can be taken in the semiconductor layer 102 when a light incidence surface is on the wide band-gap layer 116 side. Further, the wide band-gap layer 116 serves as a hole blocking layer which prevents holes which are generated in or near the second impurity semiconductor layer 106 from flowing into the wide band-gap layer 116, being absorbed by an electrode, and being disappeared. Accordingly, collection efficiency of photogenerated carriers, that is, external quantum efficiency can be increased. In addition, built-in potential (a built-in electric field) can be heightened by adding the wide band-gap layer 116 to a semiconductor junction formed by the semiconductor layer 102, the first impurity semiconductor layer 105, and the second impurity semiconductor layer 106t. When the bonding layer 103 and the substrate 101 face each other, the first impurity semiconductor layer 105 is placed in a region in the semiconductor layer 102 on the substrate 101 side.

[0057]

FIG. 8C shows a step in which the second electrode 107 and an extraction electrode 111 which is connected to the first electrode 104 are formed. The extraction electrode 111 is formed after a contact hole penetrating the semiconductor layer 102 is formed. The second electrode 107 and the extraction electrode 111 may be formed from aluminum, silver, lead-tin (solder), or the like. For example, the second electrode 107 and the extraction electrode 111 can be formed using a silver paste by a screen printing method.

[0058]

In an above-described manner, the photovoltaic device shown in FIG. 4 can be manufactured. According to this embodiment mode, a single crystal photovoltaic device can be manufactured at a process temperature equal to or lower than 700 °C (preferably, equal to or lower than 500 °C). In other words, a high-efficiency photovoltaic device including a single crystal semiconductor layer can be manufactured over a large-area glass substrate with an upper temperature limit of 700 °C or less.

The single crystal semiconductor layer is obtained by separation of an outer layer of a single crystal semiconductor substrate. Since the single crystal semiconductor substrate can be repeatedly used, resources can be effectively used. Further, by providing an impurity semiconductor layer to which hydrogen or halogen is added on the light incidence surface side or the opposite side thereto, collection efficiency of photogenerated carriers can be improved and photoelectric conversion characteristics can be increased.

[0059]

(Embodiment Mode 2)

10 [0060]

This embodiment mode describes an example of a method for providing a single crystal semiconductor layer over a large-area substrate and manufacturing a photovoltaic device module. Manufacturing steps of a photovoltaic device is similar to those illustrated in FIGS. 5A to 8C.

15 [0061]

The single crystal semiconductor substrate 112 which is manufactured through the steps in FIGS. 5A to 5D is bonded to the substrate 101. Here, a substrate having an area to which a plurality of the single crystal semiconductor substrates 112 can be bonded is used as the substrate 101. The single crystal semiconductor substrate 112 is fixed to the substrate 101 with the bonding layer 103. A plurality of the single crystal semiconductor substrates 112 are fixed to the substrate 101, and then thermal treatment may be performed thereon to form a bond. When the single crystal semiconductor substrates 112 are separated, the semiconductor layer 102 is disposed over the substrate 101. FIG. 11 shows a state in which a plurality of the semiconductor layers 102 are bonded to the substrate 101. FIGS. 12A and 12B are cross-sectional views taken along line C-D and line E-F in FIG. 11, respectively. The semiconductor layers 102 may be arranged with a certain distance between neighboring semiconductor layers 102. In the following steps, the substrate 101 which is provided with a plurality of semiconductor layers 102 can be treated as one unit to carry out the steps.

25  
30 [0062]

Steps shown in FIGS. 8A and 8B are carried out to form the second impurity semiconductor layer 106 in the semiconductor layer 102. After the insulating layer

110 is formed over the semiconductor layer 102, an opening is formed in the insulating layer 110. Then, the second impurity semiconductor layer 106 is formed. Since the second impurity semiconductor layer 106 can be formed with an ion doping apparatus, the processing time can be reduced compared to a case in which the crystal semiconductor substrates are treated one by one. Then, the protection film 108 is formed.

[0063]

FIG. 13 shows a step of forming a contact hole 117 which is connected to the first electrode 104. FIGS. 14A and 14B are cross-sectional views taken along line C-D and line E-F in FIG. 13, respectively. The contact hole 117 is formed open to the protection film 108 side. The contact hole 117 is formed by irradiating the semiconductor layer 102 with a laser beam which is condensed and the semiconductor layer 102 is removed to expose a surface or a side surface of the first electrode 104. Since the laser beam may scan across the substrate 101, even in the case of providing a plurality of semiconductor layers 102, time required for forming the contact holes 117 can be short.

[0064]

After that, the extraction electrode 111 of the first electrode 104 and the second electrode 107 are formed as shown in FIG. 15. FIGS. 16A and 16B are cross-sectional views taken along line C-D and line E-F in FIG. 15, respectively. When the extraction electrode 111 is formed to fill the contact hole 117, the extraction electrode 111 can be connected to the first electrode 104. The second electrode 107 and the extraction electrode 111 may be formed of aluminium, silver, lead-tin (solder), or the like. For example, the second electrode 107 and the extraction electrode 111 can be formed using a silver paste by a screen printing method. In the case of leading the second electrode 107 and the extraction electrode 111 over the substrate 101, a connection terminal can be formed.

[0065]

In an above-described manner, a photovoltaic device module in which a plurality of photovoltaic devices are arranged over one substrate can be manufactured. According to this embodiment mode, a single crystal photovoltaic device can be manufactured at a process temperature equal to or lower than 700 °C (preferably, equal

to or lower than 500 °C). In other words, a high-efficiency photovoltaic device module including a single crystal semiconductor layer can be manufactured over a large-area glass substrate with an upper temperature limit of 700 °C or less.

[0066]

5 (Embodiment Mode 3)

[0067]

This embodiment mode describes manufacturing steps for manufacturing a photovoltaic device as described in Embodiment Mode 1, by reusing the single crystal semiconductor substrate 112 from which the semiconductor layer 102 has been taken  
10 out.

[0068]

FIG. 17A shows a step in which the surface protection film 113 is formed over the single crystal semiconductor substrate 112 which has been used for forming the semiconductor layer 102 in Embodiment Mode 1, and the separation layer 114 is  
15 formed by introducing ions of hydrogen or halogen typified by fluorine. Ions of a rare gas such as helium, argon, or krypton may be added to the separation layer 114. The wide band-gap layer 116 remains on a surface side in the single crystal semiconductor substrate 112. The wide band-gap layer 116 is a layer which has been formed as a separation layer in a previous process and which includes hydrogen or halogen which  
20 remains in this process. In this process, a surface of the single crystal semiconductor substrate 112 is preferably planarized with a treatment such as CMP.

[0069]

Then, as shown in FIG. 17B, the first impurity semiconductor layer 105 is formed by doping a thin region on the surface in the single crystal semiconductor  
25 substrate 112 with boron as an impurity element imparting p-type conductivity. The first impurity semiconductor layer 105 is formed to include the wide band-gap layer 116. It is possible that the first impurity semiconductor layer 105 be formed to include the wide band-gap layer 116 as the entire part. Further, the first impurity semiconductor layer 105 may be formed deeper than the wide band-gap layer 116.

30 [0070]

FIG. 18 is a graph showing a relation between the separation layer 114, the first

impurity semiconductor layer 105, and the wide band-gap layer 116a, which are formed in the single crystal semiconductor substrate 112. The separation layer 114 is formed at a long distance from the surface of the single crystal semiconductor substrate 112. Distribution of a p-type impurity element in the first impurity semiconductor layer 105 is denoted by a dashed line and distribution of hydrogen or halogen such as fluorine in the wide band-gap layer 116a is denoted by a long dashed short dashed line. The wide band-gap layer 116a is a region including both a p-type impurity element and hydrogen or halogen such as fluorine. The concentration of hydrogen or halogen such as fluorine becomes higher towards the surface of the semiconductor substrate. The first impurity semiconductor layer 105 is disposed on the side opposite to the light incidence side to form a back surface field (BSF).

[0071]

FIG. 17C shows a step of forming the first electrode 104 over the first impurity semiconductor layer 105. The first electrode 104 is formed of a metal such as aluminium, nickel, or silver. The first electrode 104 is formed by a vacuum deposition method or a sputtering method to have a planarized surface.

[0072]

FIG. 17D shows a step in which the protection film 115 is formed over the first electrode 104 to cover the single crystal semiconductor substrate 112 and the bonding layer 103 is further formed. The bonding layer 103 is preferably formed of a silicon oxide film. As a silicon oxide film, a silicon oxide film which is formed using an organic silane gas by a chemical vapor deposition method is preferably used as described above. Alternatively, a silicon oxide film which is formed using a silane gas by a chemical vapor deposition method can be used.

[0073]

Then, the semiconductor layer 102 is bonded to the substrate 101 similarly to Embodiment Mode 1. FIG. 19A shows a step in which the insulating layer 110 is formed over the semiconductor layer 102 which is bonded to the substrate 101. As the insulating layer 110, a silicon nitride film or a silicon oxide film is preferably formed by a chemical vapor deposition method. The wide band-gap layer 116 which includes hydrogen or halogen such as fluorine introduced in order to form the separation layer 114 is left on the surface side in the semiconductor layer 102. The wide band-gap

layer 116 is a layer in which an energy gap is larger than 1.12 eV, which is an energy gap of silicon, because the wide band-gap layer 116 includes hydrogen or halogen in silicon of the single crystal semiconductor substrate 112.

[0074]

5           FIG. 19B shows a step in which an opening is formed in the insulating layer 110 and phosphorus or arsenic, which is an n-type impurity element, is added through the opening to form the second impurity semiconductor layer 106. The second impurity semiconductor layer 106 is used as a light incidence surface. In this case, the second impurity semiconductor layer 106 is formed to include the wide band-gap layer 116. It is possible that the second impurity semiconductor layer 106 be formed to include the wide band-gap layer 116 as the entire part. Further, the second impurity semiconductor layer 106 may be formed deeper than the wide band-gap layer 116. In this case, hydrogen in the wide band-gap layer 116 can be prevented from being released by forming a silicon nitride film as the protection film 108 on the surface of the semiconductor layer 102 and introducing an n-type impurity element such as phosphorus or arsenic.

[0075]

          FIG. 20 is a graph showing a relation between the first impurity semiconductor layer 105, the second impurity semiconductor layer 106, and the wide band-gap layer 116a, which are formed in the semiconductor layer 102. The wide band-gap layers 116a are formed on the opposite sides to the semiconductor layer 102. In FIG. 20, distribution of a p-type impurity element in the first impurity semiconductor layer 105 and an n-type impurity element in the second impurity semiconductor layer 106 is denoted by a dashed line and distribution of hydrogen or halogen such as fluorine in the wide band-gap layer 116a is denoted by a long dashed short dashed line. The wide band-gap layer 116a is a region including an n-type or p-type impurity element as well as hydrogen or halogen such as fluorine.

[0076]

          FIG. 21 is a diagram which illustrates the state using a band model. According to this embodiment mode, as is shown in FIG. 21, energy gaps of the first impurity semiconductor layer 105 and the wide band-gap layer 116, which is in an outer part of the second impurity semiconductor layer 106, are wider than that of a center

portion of the semiconductor layer 102. Therefore, more light can be taken in the semiconductor layer 102 when a light incidence surface is on the wide band-gap layer 116 on the second impurity semiconductor layer 106 side. Further, the wide band-gap layer 116 on the second impurity semiconductor layer 106 side serves as a hole blocking layer which prevents holes which are generated in or near the second impurity semiconductor layer 106 from flowing into the wide band-gap layer 116, being absorbed by an electrode, and being disappeared. In addition, the wide band-gap layer 116 on the first impurity semiconductor layer 105 side has a function of blocking layer for electrons. According to this structure, blocking layers of the wide band-gap layers 116 for electrons and holes are formed on surfaces of the first impurity semiconductor layer 105 and the second impurity semiconductor layer 106, so that photogenerated carriers can be prevented from diffusing in the reverse direction and from being absorbed by electrodes. Accordingly, collection efficiency of photogenerated carriers, that is, external quantum efficiency can be increased.

15 [0077]

FIG. 19C shows a step in which the second electrode 107 and an extraction electrode 111 which is connected to the first electrode 104 are formed. The extraction electrode 111 is formed after a contact hole penetrating the semiconductor layer 102 is formed. The second electrode 107 and the extraction electrode 111 may be formed from aluminum, silver, lead-tin (solder), or the like. For example, the second electrode 107 and the extraction electrode 111 can be formed using a silver paste by a screen printing method.

[0078]

In an above-described manner, a photovoltaic device can be manufactured. According to this embodiment mode, a single crystal photovoltaic device can be manufactured at a process temperature equal to or lower than 700 °C (preferably, equal to or lower than 500 °C). In other words, a photovoltaic device in which a single crystal semiconductor layer is disposed over a large-area glass substrate with an upper temperature limit of 700 °C or less can be manufactured. The single crystal semiconductor layer is obtained by separation of an outer layer of a single crystal semiconductor substrate. Since the single crystal semiconductor substrate can be used

repeatedly, resources can be effectively used. Further, by providing an impurity semiconductor layer with a wider band gap to which hydrogen or halogen is added on both the light incidence surface side and the opposite side thereto of the semiconductor layer 102, collection efficiency of photogenerated carriers is improved and photoelectric  
5 conversion characteristics can be increased.

This application is based on Japanese Patent Application serial no. 2007-106591 filed with Japan Patent Office on April 13, 2007, the entire contents of which are hereby incorporated by reference.

## CLAIMS

1. A photovoltaic device comprising:
  - a substrate having a first insulating surface;
  - an insulating layer having a second insulating surface, wherein the second
  - 5 insulating surface is formed in close contact with the first insulating surface;
  - a first electrode formed over the insulating layer;
  - a single crystal semiconductor layer formed over the first electrode; and
  - a second electrode formed over the single crystal semiconductor layer,
  - wherein the single crystal semiconductor layer comprises:
    - 10 a first impurity layer comprises a first impurity;
    - a second impurity layer formed between the first impurity layer and
    - the second electrode, comprises a second impurity,
    - wherein a first conductivity type of the first impurity is different from a second
    - conductivity type of the second impurity,
    - 15 wherein the second impurity layer comprises:
      - a first region; and
      - a second region formed between the first region and the second
      - electrode,
      - wherein a concentration of hydrogen or halogen in the second region is higher
      - 20 than that of the first region, and
      - wherein the second insulating surface is able to form a hydrophilic surface.
2. The photovoltaic device according to claim 1,
  - wherein the second insulating surface is bonded with the first insulating surface,
  - 25 by Van der Waalse force or a hydrogen bond.
3. The photovoltaic device according to claim 1,
  - wherein a surface of the first electrode is close contact with a surface of the
  - single crystal semiconductor layer.
  - 30
4. The photovoltaic device according to claim 1,
  - wherein the first conductivity type is p conductivity type, and

wherein the second conductivity type is n conductivity type.

5. The photovoltaic device according to claim 1,  
wherein the single crystal semiconductor layer further comprises:

5 a third layer between the second semiconductor and the first electrode,  
comprises a third impurity,

wherein a third conductivity type of the third impurity is different from the  
second conductivity type, and

10 wherein a concentration of the third impurity is higher than a concentration of  
the first impurity.

6. The photovoltaic device according to claim 1,  
wherein the insulating layer comprises a silicon oxide.

15 7. The photovoltaic device according to claim 6,  
wherein the silicon oxide is deposited by a chemical vapor deposition method  
using an organic silane gas, and

20 wherein the organic silane gas is selected from a group consisting of  
tetraethoxysilane, trimethylsilane, tetramethylcyclotetrasiloxane,  
octamethylcyclotetrasiloxane, hexamethyldisilazane, triethoxysilane, and  
trisdimethylaminosilane.

8. The photovoltaic device according to claim 1,  
wherein the substrate is a substrate selected from a group consisting of  
25 aluminosilicate glass, aluminoborosilicate glass, and barium borosilicate glass.

9. A photovoltaic device comprising:  
a substrate having a first insulating surface;  
an insulating layer having a second insulating surface, wherein the second  
30 insulating surface is formed in close contact with the first insulating surface;  
a first electrode formed over the insulating layer;  
a single crystal semiconductor layer formed over the first electrode; and

a second electrode formed over the single crystal semiconductor layer,  
wherein the single crystal semiconductor layer comprises:

a first impurity layer comprises a first impurity; and

a second impurity layer formed between the first impurity layer and  
5 the second electrode, comprises a second impurity,

wherein a first conductivity type of the first impurity is different from a second  
conductivity type of the second impurity,

wherein the second impurity layer comprises:

a first region; and

10 a second region formed between the first region and the second  
electrode,

wherein a concentration of hydrogen or halogen in the second region is higher  
than that of the first region,

wherein the first impurity layer comprises:

15 a third region; and

a fourth region formed between the third region and the second  
impurity layer,

wherein a concentration of hydrogen or halogen in the fourth region is higher  
than that of the third region, and

20 wherein the second insulating surface is able to form a hydrophilic surface.

10. The photovoltaic device according to claim 9,  
wherein the second insulating surface is bonded with the first insulating surface,  
by Van der Waalse force or a hydrogen bond.

25

11. The photovoltaic device according to claim 9,

wherein a surface of the first electrode is close contact with a surface of the  
single crystal semiconductor layer.

30

12. The photovoltaic device according to claim 9,

wherein the first conductivity type is p conductivity type, and  
wherein the second conductivity type is n conductivity type.

13. The photovoltaic device according to claim 9,  
wherein the single crystal semiconductor layer further comprises:

5 a third layer between the second semiconductor and the first electrode,  
comprises a third impurity,

wherein a third conductivity type of the third impurity is different from the  
second conductivity type, and

wherein a concentration of the third impurity is higher than a concentration of  
the first impurity.

10

14. The photovoltaic device according to claim 9,  
wherein the insulating layer comprises a silicon oxide.

15. The photovoltaic device according to claim 14,

15 wherein the silicon oxide is deposited by a chemical vapor deposition method  
using an organic silane gas.

wherein the organic silane gas is selected from a group consisting of  
tetraethoxysilane, trimethylsilane, tetramethylcyclotetrasiloxane,  
octamethylcyclotetrasiloxane, hexamethyldisilazane, triethoxysilane, and  
20 trisdimethylaminosilane.

16. The photovoltaic device according to claim 9,

wherein the substrate is a substrate selected from a group consisting of  
aluminosilicate glass, aluminoborosilicate glass, and barium borosilicate glass.

25

17. A method for manufacturing a photovoltaic device, comprising the steps  
of:

preparing a single crystal semiconductor substrate comprising a first region, a  
second region adjacent to the first region, and a third region between the first region and  
30 the second region;

injecting hydrogen or halogen into the first region and the third region;

forming a silicon oxide film on and in contact with the second region after the

step of injecting, by a chemical vapor deposition method using an organic silane gas;  
bonding a substrate having an insulating surface and the silicon oxide film, by  
close contacting the insulating surface with the silicon oxide film;  
separating the first region and the third region, after the step of bonding; and  
5 adding an impurity element to the third region, after the step of separating.

18. The method for manufacturing a photovoltaic device, according to claim  
17,

10 wherein the hydrogen or halogen is doped by injecting ions generated by  
plasma excitation using a gas of hydrogen or halogen.

19. The method for manufacturing a photovoltaic device, according to claim  
18,

15 wherein the ions is are  $H^+$ ,  $H_2^+$ , and  $H_3^+$ , with a high proportion of  $H_3^+$ .

20. The method for manufacturing a photovoltaic device, according to claim  
17,

20 wherein the organic silane gas is selected from a group consisting of  
tetraethoxysilane, trimethylsilane, tetramethylcyclotetrasiloxane,  
octamethylcyclotetrasiloxane, hexamethyldisilazane, triethoxysilane, and  
trisdimethylaminosilane.

21. The method for manufacturing a photovoltaic device, according to claim  
17,

25 wherein the first region and the third region are separated by generating  
cleavage between the first region and the third region, by performing a thermal  
treatment.

22. The method for manufacturing a photovoltaic device, according to claim  
30 21,

wherein the injected hydrogen or halogen is not released in the step of forming  
a silicon oxide film, and

wherein the injected hydrogen or halogen is released in the thermal treatment.

23. The method for manufacturing a photovoltaic device, according to claim 21,

5 wherein the step of forming a silicon oxide film is performed at equal to or lower than 350 °C, and

wherein the thermal treatment is performed at equal to or higher than 400 °C.

24. A method for manufacturing a photovoltaic device, comprising the steps 10 of:

preparing a single crystal semiconductor substrate comprising a first region, a second region adjacent to the first region, a third region between the first region and the second region, and a fourth region between the second region and the third region;

15 injecting hydrogen or halogen into the first region, the third region and the second region;

adding a first impurity to the second region, after the step of injecting;

forming a silicon oxide film on and in contact with the second region after the step of adding, by a chemical vapor deposition method using an organic silane gas;

20 bonding a substrate having an insulating surface and the silicon oxide film, by close contacting the insulating surface with the silicon oxide film;

separating the first region and the third region, after the step of bonding; and

adding a second impurity element to the third region, after the step of separating,

25 wherein a first conductivity type of the first impurity is different from a second conductivity type of the second impurity.

25. The method for manufacturing a photovoltaic device, according to claim 24,

30 wherein the hydrogen or halogen is doped by injecting ions generated by plasma excitation using a gas of hydrogen or halogen.

26. The method for manufacturing a photovoltaic device, according to claim 25,  
wherein the ions is are  $H^+$ ,  $H_2^+$ , and  $H_3^+$ , with a high proportion of  $H_3^+$ .

27. The method for manufacturing a photovoltaic device, according to claim 24,  
wherein the organic silane gas is selected from a group consisting of tetraethoxysilane, trimethylsilane, tetramethylcyclotetrasiloxane, octamethylcyclotetrasiloxane, hexamethyldisilazane, triethoxysilane, and trisdimethylaminosilane.

28. The method for manufacturing a photovoltaic device, according to claim 24,  
wherein the first region and the third region are separated by generating cleavage between the first region and the third region, by performing a thermal treatment.

29. The method for manufacturing a photovoltaic device, according to claim 28,  
wherein the injected hydrogen or halogen is not released in the step of forming a silicon oxide film, and  
wherein the injected hydrogen or halogen is released in the thermal treatment.

30. The method for manufacturing a photovoltaic device, according to claim 28,  
wherein the step of forming a silicon oxide film is performed at equal to or lower than  $350\text{ }^\circ\text{C}$ , and  
wherein the thermal treatment is performed at equal to or higher than  $400\text{ }^\circ\text{C}$ .

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C





FIG. 5D



6/22

FIG. 6




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B





FIG. 8C



9/22

FIG. 9




FIG. 10





FIG. 11



12/22

FIG. 12A

CROSS-SECTIONAL VIEW ALONG LINE C-D




FIG. 12B

CROSS-SECTIONAL VIEW ALONG LINE E-F






FIG. 13



### FIG. 14A

CROSS-SECTIONAL VIEW ALONG LINE C-D



### FIG. 14B

CROSS-SECTIONAL VIEW ALONG LINE E-F






FIG. 15



**FIG. 16A**

CROSS-SECTIONAL VIEW ALONG LINE C-D



**FIG. 16B**

CROSS-SECTIONAL VIEW ALONG LINE E-F




FIG. 17A




FIG. 17B




FIG. 17C




FIG. 17D




FIG. 18




FIG. 19A




FIG. 19B




FIG. 19C




FIG. 20





FIG. 21



## EXPLANATION OF REFERENCE

101: substrate, 102: semiconductor layer, 103: bonding layer, 104: first electrode, 105: first impurity semiconductor layer, 105a wide band-gap layer, 106: second impurity semiconductor layer, 106a: wide band-gap layer, 107: second electrode, 108: protection film, 109: barrier layer, 110: insulating layer, 111: extraction electrode, 112: single crystal semiconductor substrate, 113: surface protection film, 114: separation layer, 115: protection film, 116: wide band-gap layer, 116a: wide band-gap layer, 117: contact hole.

**A. CLASSIFICATION OF SUBJECT MATTER**  
Int.Cl. H01L31/04 (2006.01) i

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**  
Minimum documentation searched (classification system followed by classification symbols)  
Int.Cl. H01L31/04 - 31/078

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
Published examined utility model applications of Japan 1922-1996  
Published unexamined utility model applications of Japan 1971-2008  
Registered utility model specifications of Japan 1996-2008  
Published registered utility model applications of Japan 1994-2008

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X Y	JP 2000-150940 A (Denso Corporation) 2000.05.30, Full text, all drawings (No Family)	1-4 5
Y	JP 2001-160540 A (Canon Inc.) 2001.06.12, [0078]-[0084], [0110], Fig.6 & US 6566277 B1 & EP 1088913 A3 & KR 10-2001-0050580 A & CN 1290959 A	1-5
Y	JP 10-093122 A (Nippon Telegraph and Telephone Corporation) 1998.04.10, Full text, all drawings (No Family)	1-5
Y A	JP 07-226528 A (Mitsubishi Denki Kabushiki Kaisha) 1995.08.22, claim 1, [0114], Fig.4 & US 5665607 A	5 1-4

Further documents are listed in the continuation of Box C.       See patent family annex.

\* Special categories of cited documents:  
 "A" document defining the general state of the art which is not considered to be of particular relevance  
 "E" earlier application or patent but published on or after the international filing date  
 "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  
 "O" document referring to an oral disclosure, use, exhibition or other means  
 "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  
 "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone  
 "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art  
 "&" document member of the same patent family

Date of the actual completion of the international search 13.06.2008	Date of mailing of the international search report 24.06.2008
Name and mailing address of the ISA/JP <b>Japan Patent Office</b> 3-4-3, Kasumigaseki, Chiyoda-ku, Tokyo 100-8915, Japan	Authorized officer <b>Mariko Kato</b> Telephone No. +81-3-3581-1101 Ext. 3255

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2002-348198 A (Nissin Electric Co., Ltd.) 2002.12.04, Full text, all drawings (No Family)	1-5
A	JP 2005-268682 A (Canon Inc.) 2005.09.29, Full text, all drawings (No Family)	1-5

**INTERNATIONAL SEARCH REPORT**

International application No.

PCT/JP2008/055350

**Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)**

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1.  Claims Nos.:  
because they relate to subject matter not required to be searched by this Authority, namely:
  
2.  Claims Nos.:  
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
  
3.  Claims Nos.:  
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

**Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)**

This International Searching Authority found multiple inventions in this international application, as follows:

The common matter among all the claims is a subject matter of claim 1.

However, the subject matter of claim 1 is disclosed in JP 2000-150940 A (see Fig.1, 2 and [0024]-[0043] etc.). Note that, in the document, a concentration of hydrogen at the surface of p-type layer 3 must be higher than that of other region because of the ion injecting procedure. The subject matters of claims 2-4 are also disclosed in the same document.

As a result, the separate inventions (1)claims 1-5, (2)claims 6,7, (3)claim 8, (4)claims 9-16, (5)claims 17-30 are not so linked as to form a single general inventive concept.

1.  As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2.  As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.
3.  As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
  
4.  No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:  
1-5

**Remark on Protest**

- The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- No protest accompanied the payment of additional search fees.

The term "the second semiconductor" used in claim 5 is unclear. That is, the term is not used in claims 1-4, and it is not clear which layer it indicates.

(Referring to Fig.1, the term seems to indicate "a first impurity semiconductor layer 105" which acts as BSF structure.)