




(86) Date de dépôt PCT/PCT Filing Date: 2003/08/05  
 (87) Date publication PCT/PCT Publication Date: 2004/02/19  
 (85) Entrée phase nationale/National Entry: 2005/02/07  
 (86) N° demande PCT/PCT Application No.: US 2003/024315  
 (87) N° publication PCT/PCT Publication No.: 2004/015743  
 (30) Priorité/Priority: 2002/08/08 (60/402,031) US

(51) Cl.Int.<sup>7</sup>/Int.Cl.<sup>7</sup> G06F 17/50  
 (71) Demandeur/Applicant:  
TIMELAB CORPORATION, US  
 (72) Inventeur/Inventor:  
CARLEY, ADAM L., US  
 (74) Agent: MBM & CO.

(54) Titre : CIRCUIT DISTRIBUTEUR D'HORLOGE POUR LE MAINTIEN D'UN RAPPORT DE PHASES ENTRE DES NOEUDS DE FONCTIONNEMENT A DISTANCE ET UNE HORLOGE DE REFERENCE SUR PUCE  
 (54) Title: CLOCK DISTRIBUTOR CIRCUIT FOR MAINTAINING A PHASE RELATIONSHIP BETWEEN REMOTE OPERATING NODES AND A REFERENCE CLOCK ON A CHIP



(57) Abrégé/Abstract:

A clock signal distributor circuit (12) for maintaining a phase relationship between one or more remote operating nodes (15, 17) and a reference clock on a chip, wherein there is a clock signal drive path and a clock signal sense path in a distribution limb

(57) **Abrégé(suite)/Abstract(continued):**

(14, 16) for each remote node (15, 17). The clock signal distributor circuit (12) comprises a variable signal delay circuit in the clock signal drive path, a variable signal delay circuit in the clock signal sense path, and a feedback circuit that causes at least one variable signal delay circuit to change its signal delay based on phase of signal on the clock signal sense path.

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
19 February 2004 (19.02.2004)

PCT

(10) International Publication Number  
**WO 2004/015743 A3**

(51) International Patent Classification<sup>7</sup>: **G06F 17/50**

(21) International Application Number:

PCT/US2003/024315

(22) International Filing Date: 5 August 2003 (05.08.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/402,031

8 August 2002 (08.08.2002)

US

(71) Applicant: **TIMELAB CORPORATION** [US/US]; 800 Turnpike Street, Suite 300, North Andover, MA 01845 (US).

(72) Inventor: **CARLEY, Adam, L.**; 6 Hillside Road, Windham, NH 03087 (US).

(74) Agent: **PRAHL, Eric, L.**; Hale and Dorr LLP, 60 State Street, Boston, MA 02109 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Published:**


- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(88) Date of publication of the international search report:

17 June 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **CLOCK DISTRIBUTOR CIRCUIT FOR MAINTAINING A PHASE RELATIONSHIP BETWEEN REMOTE OPERATING NODES AND A REFERENCE CLOCK ON A CHIP**



(57) Abstract: A clock signal distributor circuit (12) for maintaining a phase relationship between one or more remote operating nodes (15, 17) and a reference clock on a chip, wherein there is a clock signal drive path and a clock signal sense path in a distribution limb (14, 16) for each remote node (15, 17). The clock signal distributor circuit (12) comprises a variable signal delay circuit in the clock signal drive path, a variable signal delay circuit in the clock signal sense path, and a feedback circuit that causes at least one variable signal delay circuit to change its signal delay based on phase of signal on the clock signal sense path.

WO 2004/015743 A3

**CLOCK DISTRIBUTOR CIRCUIT FOR MAINTAINING A PHASE  
RELATIONSHIP BETWEEN REMOTE OPERATING NODES AND  
A REFERENCE CLOCK ON A CHIP**

**FIELD OF THE INVENTION**

1  
2 This invention relates to a clock tree for large integrated circuits. The clock tree has  
3 very low skew across its end points and yet can be easily implemented without extensive  
4 layout trial-and-error. The circuit dynamically corrects for temperature, process, layout, load,  
5 and voltage variations including variations within a single chip.

**BACKGROUND OF THE INVENTION**

6  
7 The concept is well known in the prior art of sensing a clock phase at a sense point in  
8 a signal path and feeding it back to maintain that point in an exact phase relationship to a  
9 reference. However, when the end point is remote, the delay in the sense signal itself  
10 introduces an error comparable to the one being corrected.

**SUMMARY OF THE INVENTION**

11  
12 The inventive circuit has two variable delays for each distribution limb, not one. The  
13 variable delays may be accomplished with vernier modules. A feedback circuit adjusts the  
14 delay in the sense path simultaneously with the delay in the feed path. The vernier modules  
15 are adjacent to each other on the chip and neither is remote. They will thus track accurately.  
16 Then, even though the propagation delay from the central module to the remote node is  
17 unknown, the remote node will assume a phase exactly halfway between two points in the  
18 clock distribution module. This algebraic fact makes it possible to lock all the remote nodes,  
19 no matter how different, with nearly zero skew with respect to each other and the source  
20 clock.

1           The following are key concepts relating to the invention. These concepts apply to a  
2 clock distributor circuit for maintaining a phase relationship between remote operating nodes  
3 and a reference clock on a chip.

- 4       1.     Routing the sense line and feed lines adjacent to one another to have almost  
5            exactly matched propagations, even though both are unknown and vary with  
6            conditions.
- 7       2.     Compensating the propagation of the sense and feed lines in unison so that each  
8            remote node remains halfway between, or at least a predictable offset from halfway  
9            between, the timing at two points co-located in the control module .
- 10      3.     Using the point of metastability in a latch as a precise phase detector.
- 11      4.     Using phase compensation so fine that the system can be allowed to "hunt"  
12            continually +/- one vernier LSB.
- 13      5.     Having all verniers, plus a dummy limb, at a single location on the chip to provide  
14            immunity to intra-chip process, voltage and temperature variations.
- 15      6.     Placing a dummy load at the head of each sense path to provide insensitivity to  
16            variations in the real load.
- 17      7.     Zero insertion delay combined with the above.
- 18      8.     Sufficient accuracy to be able to cascade the process at least once.
- 19      9.     A simple user phase adjustment for each limb that tracks with temperature /  
20            process/ and voltage.
- 21      10.    The compensated capacitance ladder, as describe above, used in the vernier.

22           This invention features a clock signal distributor circuit for maintaining a phase  
23 relationship between one or more remote operating nodes and a reference clock on a chip,  
24 wherein there is a clock signal drive path and a clock signal sense path in a distribution limb  
25 for each remote node. The clock signal distributor circuit comprises a variable signal delay

1 circuit in the clock signal drive path, a variable signal delay circuit in the clock signal sense  
2 path, and a feedback circuit that causes at least one variable signal delay circuit to change its  
3 signal delay based on the sense path signal.

4 The variable signal delay circuits may comprise vernier modules. The vernier  
5 modules may comprise tapped delay chains; capacitance ladders comprising a plurality of  
6 capacitances, in which case the capacitance ladders may comprise a pair of capacitances  
7 making up each capacitance in the ladder, with only one of any pair in use at a time; or may  
8 comprise multiple, mutually exclusive paths having different capacitances or drive strengths.

9 The signal delay circuits are preferably physically adjacent to one another on the chip.  
10 The drive path and sense path for a distribution limb are preferably routed adjacent to one  
11 another on the chip. The drive path and sense path for any distribution limb are preferably  
12 the same length as one another. Alternatively, the drive and sense paths in all distribution  
13 limbs may be unequal by an amount of signal propagation time that is the same for all  
14 distribution limbs. The clock signal distributor circuit may further comprise signal buffers  
15 located in the drive path and the sense path for at least one distribution limb.

16 The clock signal distributor circuit may further comprise a dummy load operatively  
17 connected to the sense path of at least one distribution limb. The clock signal distributor  
18 circuit may still further comprise a local reference limb comprising a clock signal drive path  
19 and a clock signal sense path. The feedback-based means may in this case comprise means  
20 for comparing the clock phase of the sense path of the reference limb to the clock phase of  
21 the sense path of a distribution limb. The signal propagation time in the reference limb is  
22 preferably at least as long as that in any distribution limb.

23 The feedback-based means may further comprise means, responsive to the means for  
24 comparing, for causing the change only after a plurality of phase comparisons. The  
25 feedback-based means may further comprise means for providing for manual fine adjustment

1 of the clock phase in a distribution limb. The feedback-based means preferably compensates  
2 the propagation of the drive and sense paths simultaneously. The feedback-based means may  
3 comprise an up/down counter. The feedback-based means may further comprise means for  
4 causing the variable signal delay circuits to continuously hunt back-and-forth around the  
5 point of maximum metastability. The clock signal distributor circuit may further comprise a  
6 zero insertion delay module that creates an effective negative delay in the clock signal before  
7 it is provided to the distribution limbs.

### 8 BRIEF DESCRIPTION OF THE DRAWING

9 Other objects, features and advantages will occur to those skilled in the art from the  
10 following description of the preferred embodiment and the accompanying drawing, which is  
11 a schematic diagram of an embodiment of the clock distributor circuit of this invention.

### 12 DESCRIPTION OF THE PREFERRED EMBODIMENTS

13 The preferred embodiment of the invention is depicted in the figure. The following  
14 description includes various alternative preferences for different portions of the circuit  
15 depicted in the figure.

#### 16 **Functional Units**

17 The inventive clock distributor consists of four units as shown in the figure.

- 18 1. The clock distribution module 12. This is the main module, preferably accomplished  
19 in a small hard- macro. It is located at a single position on the chip and sends out  
20 distribution limbs to remote areas of the chip. Two limbs 14, 16 are shown. There  
21 can be any number of limbs. The module is designed modularly, as shown, to be  
22 automatically configurable for any desired number of limbs. The local reference limb  
23 18, described below, is part of the clock distribution module 12 and located within it.
- 24 2. The distribution limbs 14, 16. These limbs connect the clock distribution module 12  
25 to the remote nodes 15, 17, which it maintains at almost exactly equal clock phase.

1 Each limb consists of two counter-flowing paths, a feed (i.e. drive) path and a sense  
2 path.

3 3. Zero insertion delay 22. This is an optional module within the clock distribution  
4 module 12. It maintains the phase of the remote nodes 15, 17 not only equal to each  
5 other, but also very nearly equal to the source clock. If the source clock has  
6 adjustable phase, this module may not be needed. It creates an effective negative  
7 delay by delaying into the next complete (or later) cycle

8 4. End-of-tree regulator 24. The chip designer may use this phase-locked remote node  
9 three ways:

10 (a) It may directly drive a load, such as a local clock tree of known insertion  
11 delay.

12 (b) It may drive another complete clock distributor circuit of the invention, which  
13 in turn fans out to its own limbs, or

14 (c) It may drive a local clock tree through an end-of-tree regulator 24, as shown,  
15 which maintains essentially zero-insertion delay to a single selected sense  
16 point at the end of that local tree.

### 17 **Equalizing Drive and Sense Paths**

18 For the “halfway” scheme of the invention to work, the drive path to a given remote  
19 node must precisely equal the returning sense path. The layout of these paths could be  
20 accomplished by hand, but preferably a special feature in the routing tool would be supplied  
21 to automatically equalize the feed and sense signal paths. The differential routing capability  
22 of a layout tool such as Astro™ from Synopsys can be used for this purpose.

23 Long distribution paths require amplification along the way. The back-to-back  
24 inverters (30, 31, 32, 33) shown along the limbs perform this function. These preferably  
25 would be distributed as hard macros to improve matching. For example, parasitic coupling to

1 overpassing metal layers could be standardized and some power-supply isolation provided.  
2 (See voltage reference, below). There is no requirement that all limbs have the same number  
3 of amplifier stages, but their number in each limb must be even as shown.

4 The actual traces for the distribution limb would preferably be placed parallel to each  
5 other on one metal layer. Special attention (by the tool) would be paid to bends and vias to  
6 other metal layers. Grounded traces would isolate the sense and drive traces from each other  
7 and nearby circuitry. However, it would not matter if the delay through a given leg were an  
8 arbitrary mix of simple capacitive, RC, or transmission line effects. Nor would it matter if  
9 legs on different limbs or different legs on the same limb were different. All those effects get  
10 nulled out by the feedback circuits.

11 The "dummy load" system shown allows loads on different remote nodes to be  
12 different and to vary with local temperature, process, and supply voltage without creating  
13 clock skew. The load is effectively on the drive path and the nearby, matched, dummy load  
14 is on the sense path. For example if the load were a local clock tree, the root of that tree  
15 would be duplicated for the dummy load.

16 There can one particular type of deviation from the basic "halfway" scheme without  
17 creating clock skew. If drive and sense paths are unequal by an amount (of time) that is the  
18 same for all limbs, clock skew will still be virtually zero. That amount of time can vary with  
19 temperature, process, and voltage provided it tracks reasonably across all limbs. An example  
20 of this is inverters 19, 21 and 23. The true halfway point is in the middle of these inverters,  
21 not at the loads. The effect of this is to shift all nodes, including the local reference node, by  
22 half the propagation through one such inverter. But these inverters are in different regions of  
23 the chip, and therefore may see process variations. However, they are lightly loaded, very  
24 fast, and driving a falling edge. Hence their process variation is a variation around a small  
25 number and likely to be miniscule, e.g. a few picoseconds or less.



1 in the zero insertion delay module 22 is not necessarily identical to the others. It may, for  
2 example, require more range.

3 Each of the limbs is also provided with a manual fine-adjustment,  $C_0$ ,  $C_1$ ,  $C_2$ , etc.  
4 These are very fine adjustments with half the granularity of the vernier. Adjustment may be  
5 either forward or backward in phase. The  $C$ 's are two's complement signed numbers (e.g. 8-  
6 bit) that may be left zero, hardwired at layout time, or downloaded from software.  $C_0$  moves  
7 all remote limbs together with respect to the input reference clock. The vernier modules in  
8 the clock distribution module 12 (with the exception of the vernier module in the zero  
9 insertion delay module 22) preferably have their inputs and outputs impedance matched to  
10 the repeaters in the distribution limbs.

### 11 Startup

12 To minimize any startup transient, the UP/DOWN counters can begin at preset values  
13 selected based on simulation. However, for complex chips the clock skew may not be low  
14 enough for the chip to be operative immediately. In that case, a special time period must be  
15 set aside during reset for the clock skews to be adjusted before the chip is released into  
16 operation. Chips that can recover on the fly from errors (i.e. that cannot hang) do not require  
17 this special interval. Also, if necessary, more complicated proportional (rather than binary)  
18 phase detectors will speed up the process.

### 19 Phase Detectors

20 Binary phase detectors are required in many circuits and appear in various prior art.  
21 Some prior art designs start with similar detector elements to that used here, e.g. transparent  
22 latches, but then often make a special effort to avoid metastability and hence end up with a  
23 dead zone, or hysteresis greater than the few picoseconds accuracy achieved here.

24 The circuit shown exploits rather than avoids metastability as follows:



1 are not arbitrarily fine because even if a zero capacitance is switched in there will be  
2 parasitic capacitance switched in with it. It is easy to make the error of thinking this  
3 is also perfectly linear if the capacitors are identical. In fact it is highly non-linear  
4 because the current driver turn-on is gradual on the time-scale that matters. (Direction  
5 of non-linearity: the first capacitor switched in has to be a lot larger than the last.)  
6 The capacitance ladder can be hand-linearized by choosing capacitances based on  
7 simulation.

8 (c) Path selection. This is the only method allowing arbitrarily small steps. Multiple  
9 paths are mutually-exclusively selected by a balanced MUX circuit. Each is  
10 separately tuned with added capacitance based on simulation. Each capacitor has its  
11 own isolated driver. Alternatively, in a circuit similar to the capacitance ladder,  
12 capacitors driven by a single source can be selected with passgates. Only one  
13 capacitor is selected at a time. Linearity is guaranteed only if the capacitances have  
14 been selected properly. It may degrade with process if extremely fine steps are  
15 created.

16 (d) Compensated Capacitance ladder. This is a hybrid of (b) and (c) that guarantees  
17 monotonicity but can have arbitrarily fine steps. Each passgate in the capacitance  
18 ladder is actually a carefully matched identical pair of passgates, one of which drives  
19 nothing. Only one member of each pair is on at a time. A given rung on the ladder  
20 can then add an arbitrarily small capacitance load to the total without considering the  
21 parasitic capacitance of a passgate, which is present whether the cap is selected or not.

22 For the clock distributor, 128 or 256 vernier steps would probably be desired.

23 Linearity is not an issue because feedback adjusts the circuit until the delay is right.

24 Monotonicity and small steps, however, are required. One design uses two stages of different  
25 pitch, for example an 8:1 tapped delay chain followed by a 32:1 path selector.

1 Other embodiments will occur to those skilled in the art and are within the following  
2 claims.

3 What is claimed is:

**CLAIMS**

- 1           1.       A clock signal distributor circuit for maintaining a phase relationship between one  
2 or more remote operating nodes and a reference clock on a chip, wherein there is a clock signal  
3 drive path and a clock signal sense path in a distribution limb for each remote node, the clock  
4 signal distributor circuit comprising:
- 5           a variable signal delay circuit in the clock signal drive path;  
6           a variable signal delay circuit in the clock signal sense path; and  
7           feedback-based means for causing at least one variable signal delay circuit to change its  
8 signal delay based on the sense path signal.
- 1           2.       The clock signal distributor circuit of claim 1 wherein at least one of the variable  
2 signal delay circuits comprises a vernier module.
- 1           3.       The clock signal distributor circuit of claim 1 wherein the variable signal delay  
2 circuits are physically adjacent to one another on the chip.
- 1           4.       The clock signal distributor circuit of claim 1 wherein the drive path and sense  
2 path for a distribution limb are routed adjacent to one another on the chip.
- 1           5.       The clock signal distributor circuit of claim 4 wherein the drive path and sense  
2 path for a distribution limb are the same length.
- 1           6.       The clock signal distributor circuit of claim 5 wherein the drive paths and sense  
2 paths in any one of the distribution limbs are the same length as one another.
- 1           7.       The clock signal distributor circuit of claim 1 further comprising means located in  
2 the drive path and the sense path for at least one distribution limb, for buffering the drive and  
3 sense signals.

1           8.       The clock signal distributor circuit of claim 1 further comprising a dummy load  
2       operatively connected to the sense path of at least one distribution limb.

1           9.       The clock signal distributor circuit of claim 1 wherein the drive and sense paths in  
2       all distribution limbs are unequal by an amount of signal propagation time that is the same for all  
3       distribution limbs.

1           10.      The clock signal distributor circuit of claim 1 further comprising a local reference  
2       limb comprising a clock signal drive path and a clock signal sense path.

1           11.      The clock signal distributor circuit of claim 10 wherein the feedback-based means  
2       comprises means for comparing the clock phase of the sense path of the reference limb to the  
3       clock phase of the sense path of a distribution limb.

1           12.      The clock signal distributor circuit of claim 10 wherein the signal propagation  
2       time in the reference limb is at least as long as that in any distribution limb.

1           13.      The clock signal distributor circuit of claim 11 wherein the feedback-based means  
2       further comprises means, responsive to the means for comparing, for causing the change only  
3       after a plurality of phase comparisons.

1           14.      The clock signal distributor circuit of claim 13 wherein the feedback-based means  
2       further comprises means for providing for manual fine adjustment of the clock phase in a  
3       distribution limb.

1           15.      The clock signal distributor circuit of claim 1 wherein the feedback-based means  
2       compensates the propagation of the drive and sense paths simultaneously.

1           16.      The clock signal distributor circuit of claim 15 wherein the feedback-based means  
2       comprises an up/down counter.

1           17.    The clock signal distributor circuit of claim 11 wherein the feedback-based means  
2 further comprises means for causing the variable signal delay circuits to continuously hunt back-  
3 and-forth around the point of maximum metastability.

1           18.    The clock signal distributor circuit of claim 1 further comprising a zero insertion  
2 delay module that creates an effective negative delay in the clock signal before it is provided to  
3 the distribution limbs.

1           19.    The clock signal distributor circuit of claim 2 wherein at least one vernier module  
2 comprises a tapped delay chain.

1           20.    The clock signal distributor circuit of claim 2 wherein at least one vernier module  
2 comprises a capacitance ladder comprising a plurality of capacitances.

1           21.    The clock signal distributor circuit of claim 20 wherein the capacitance ladder  
2 comprises a pair of capacitances making up each capacitance in the ladder, with only one of any  
3 pair in use at a time.

1           22.    The clock signal distributor circuit of claim 2 wherein at least one vernier module  
2 comprises multiple, mutually exclusive paths having different delays.

1           23.    A clock signal distributor circuit for maintaining a phase relationship between one  
2 or more remote operating nodes and a reference clock on a chip, wherein there is a clock signal  
3 drive path and a clock signal sense path in a distribution limb for each remote node, the clock  
4 signal distributor circuit comprising:

5           a first variable signal delay vernier module in the clock signal drive path and at a physical  
6 location on the chip;

7           a second variable signal delay vernier module in the clock signal sense path and at a  
8 physical location on the chip adjacent to the location of the first vernier module; and

9 feedback-based means for causing the first and second vernier modules to simultaneously  
10 change their signal delay based on the sense path;

11 wherein the drive path and sense path for a distribution limb are routed adjacent to one  
12 another on the chip.


1 24. The clock signal distributor circuit of claim 23 further comprising a local  
2 reference limb comprising a clock signal drive path and a clock signal sense path.


1 25. The clock signal distributor circuit of claim 24 wherein the feedback-based means  
2 comprises means for comparing the clock phase of the sense path of the reference limb to the  
3 clock phase of the sense path of a distribution limb.

1 26. The clock signal distributor circuit of claim 25 wherein the feedback-based means  
2 further comprises means, responsive to the means for comparing, for causing the change only  
3 after a plurality of phase comparisons.

1 27. The clock signal distributor circuit of claim 26 wherein the feedback-based means  
2 further comprises means for providing for manual fine adjustment of the clock phase in a  
3 distribution limb.

1 28. The clock signal distributor circuit of claim 24 wherein the signal propagation  
2 time in the reference limb is at least as long as that in any distribution limb.





24