

(19) (KR)
(12) (B1)

(21) 10-1995-0051275 (65) 10-1996-0025724
(22) 1995 12 18 (43) 1996 07 20

(30) 94-334950 1994 12 20 (JP)

(73) 가 가
3681

(72) 769

2196-468

가 2-26-1

가 4-16-38

3-27

(74)

(54)

RAM

1

1			RAM	1	.	.
2	1		RAM	1	.	.
3	1		RAM		1	.
4	3				1	.
5	4			1		.
6	4					1
7	4				1	.
8	4				2	.
9	4				3	.
10	4					1
11	4				2	.
12	10	11		1		.
13	4				3	.
14	13		1			.
15	4					1
16	4			1		.
17	4				1	.
18	1	RAM				1
19	1	RAM				2
20	1	RAM				3
21	18		1			.
22	19		1			.
23	20		1			.

, , , USP. 4,590,588, USP. 5,301,142,

USP. 5,140,550,

RAM()

() 5-54634, USP. 5,297,102 USP. 5,404,338

1-245489, 2-158995, USP. 5,282,175

MOSFET

2-18785

가 . . , RAM , RAM 가
, 1993 2 24 「ISSCC:International Solid State Circuits Conference)' 93 Digest Of Technical
al Papers Session3」 p50 51

1

가

Diagram illustrating a memory hierarchy with three levels:

- Top Level:** Contains three nodes labeled "2" and "3".
- Middle Level:** Contains two nodes labeled "IO" and "RAM".
- Bottom Level:** Contains two nodes labeled "IO" and "RAM".

The diagram illustrates a memory system architecture. It features two rectangular components labeled "RAM" and a smaller rectangular component labeled "IO". The "RAM" components are positioned at the top and bottom of the diagram, while the "IO" component is centered below them. All three components are connected by a single horizontal line, representing a bus or connection between them.

		SAR34		PP	PN		VCL
	VSS				RAM		
	PP	SAR34가			VCC	, +3.3V가	
	12				RAM		
		SAP3	VCC	, +3.3V			
		SAN3	VSS				
		CPP4		SAP3	SAN3		
		VCC가		VCL	, +2.2V가		
CPN4		VSS가		PC		SAR34가	
			VSS			VCC	
4		SAP3	SAN3		SAR34가		SDR3
		SAD			NE가		IO
		MOSFETNF	NH가	MOSFETP4	PC		
	PP	PN	MOSFETNF	NH	VCL		
ARYR24		SAR34		USA0			HVC
		SAR34					ARYR34
							SB0* SB255*
		SAP3	SAN3				
		MOSFETNF	NH가		SDR34		IO
VCC		PP		SAD		MOSFETP4	
AR34	PN		CPN4	CPP4		NE가	
			가	VCL		()	
				()VSS가		ARYR34	ARYR24
							S
	2			SB0*			
		VCC가		SAR34가			
		RAM					
		12		CPP4			
					13 (A)		VCC
		VCL	VSS가				VCC,
S		SAD		3			
		P	13 (A)		PP		VCL
		MOSFETNE가		MOSFETP8	P9가		PN
		P9			SAP31	SAP32가	VS
		SAN3				SAP31	MOSFETNE
		SAN3					14
		SAP32					
		SAP31					
PP		SAP31				SAP32가	
		VCC가				12	
		RAM					
0	SMR07	SMR70	SMR77				
7						8	SMR0
						SAP0	SAP7
						SAN0	SAN
						SMR30	SMR37
						SAP3	SAN3
						가	
		SMR40	SMR47				
		SAP4	SAN4				
		SAR30	SAR37	PP	PN	VCL	
		CPP0	CPP7	CPN0	CPN7	VSS	
						PP	PN
		RAM		가			
, N	MOSFETNL	NM		IO	SIO0B, SIO07		
				가			
						IO	MIO40B, MIO40T
						()	
10					SDR34		
NP	NQ				, N		
P7	N	MOSFETNL	NK가			SMA	3
						P	MOSFET
		IO					MOSFETP5
				MOSFETNI	NK	IO	
							PC

V2 , PCB가 , IO
 MOSFETP5 P7 PCS가 MOSFETNI-N
 K RAM , PC가 PCB가
 , IO SIO0* HVC
 , MOSFETP5 P7 RAM , PCS가
 , IO SIO0* VCL
 , SMA MOSFETNL NM IO MIO4
 0* IO SIO0* WE3
 MIO40* , MOSFETNP NQ N MOSFETNN NO MOSFETNR
 VSS MOSFETNP NQ IO SIO0* WE3
 , MOSFETNN NO NR RE3 , VCL
 , RAM RE3 SMA MOSFETNL NM RAM MAR
 O MIO40* WE3 IO SIO0* I
 SIO0* SAS34 ARVR34
 , SMA MOSFETNP NQ RAM
 , RE3 MOSFETNN NO NR ARYR34
 , SAR34 IO SIO0* MOSFET
 2* 2 SMR34 SMR35 SAR34 IO SIO0* IO SIO0
 IO SIO0* 2 SMA MOSFETNP NQ
 , , , , IO MIO40* , MAR
 , , , , SMA
 , , , , IO MIO40* , MAR
 , , , , RAM SAD34 , SAR34
 , , , , SMA
 , , , , WDR34
 , , , , 가
 NM SMA 11 MIO40* 13 가
 15 4 SMR34 ARYR34 1
 DR34 1 가 16 4 SMR34 1
 , , , , 가 17 SAR34 1
 , , , , 가 SMR34 SMR34
 15 , , , , 3 M1 M3
 , , , , 3
 , IO MIO40* MIO43* US40 US463 , DX40 DX47
 M2 CPP2, CPN2, CPP4 CPN4 , 2
 4LB SH3RB SH4RB MW30* MW363* ,
 E3 WE4, RE3 SAP3 IO SIO0* SIO3* , SH3LB SH
 , , , , , SAP4 SAN3 SAN4 PC, PCS, W
 , , , , , 1 M1 MOFSET
 , , , , ,
 , 2 MW30* , MW30T
 MW30B 16 FG ARYR34
 SW0 SW7 8 , , 3
 , , , , DX40, DX42, DX44 M3
 , , , , , DX46
 , , , , ,
 WDR34 2 P MOSFET
 WDR34 N MOSFET N , VCH
 P MOSFET

PW6	-2V	RAM	SA1	SA2	VB2가	ARY1	ARY4
MC 가	N P	MOSFET			, WD1	WD2	N MOSFET
RAM	N	NW1	NW2가	SA1 VCC	P MOSFET		P MOSFET
OSFET				VSS		VB1 ARY1	ARY4 IO
P	PW1	PW4가	PSUB			ARY1	ARY4 가
PSUB		SA1-SA2			SA1 SA2		
P	19	22 (A), PSUB	22 (B)	22 (C)	2 ARY1	, RAM MC N	VSS가 MOSFE
T	N	MOSFET	VCH		가 P N PW1 N DNW3		DNW3 ARY2
	SA1				가 MOSFET P N PW2 N DNW3 PW1 PW2		
	MC SA1				가 MOSFET N PW3 N DNW3 PW3 MOSFET P N DNW3 PW4 N D		
NW3		VB1 MOSFET	WD1	N	MOSFET		
P	PW3	PW4	SA2	MC	WD2	MOSFET	
PW1	PW3	MOSFET가	P	PW2	PW4	WD2	VB1
W3	N	NW1	NW2	P	PW1	PW2	SA1 SA2 N NW1 NW2가
	가	, P	PW3		PW1	PW2	N MOSFET가 N DN
W4	PW2	PW4	WD1	WD2	N	WD1 MOSFET가 N NW3	
			VCH		P	MOSFET가 N NW3 PSUB P N NW5	
	PC		WD2		P	MOSFET가 PSUB P N NW5	
	MOSFET	VCC가	PSUB		P	VSS가 N NW5	
PSUB			PW5				
SA2				ARY1 ARY4 ME	N MOSFET가 P N DNW	MOSFET SA1 N	
3			WD1	WD2	ARY1 ARY4 ME	N MOSFET가 P N DNW	
			가	가	ARY1 ARY4 ME	N MOSFET P N DNW	
			PSUB		ARY1 ARY4 ME	N MOSFET P N DNW	
가	N 가 T ET	N VCC 가 P ARY1 ARY4 가	NW1 NW2가 가 PW1 PW4가 SA1 SA2 가	VCH 가 VCH VB1	VCC VCC VCH	P MOSFET N DNW	VCH N MOSFE P N DNW
P	19	22 (A), PSUB	22 (B)	22 (C)	2 ARY1	, RAM MC N	VSS가 MOSFE
T	N	MOSFET	VCH		가 P N PW1 N DNW3		DNW3 ARY2
	SA1				가 MOSFET P N PW2 N DNW3 PW1 PW2		
	MC SA1				가 MOSFET P N PW2 N DNW3 PW1 PW2		
	VB1						

가	ARY3	MC	MOSFET	N	MOSFET
N	DNW3	SA2	WD1	가	P
PW3	,	ARY4	MC	MOSFET	N
MOSFET	N	DNW3	SA2	WD2	가
P	PW4	PW3	PW4	VB1	.
P	PW1	PW3	PW2	PW4	SA1
MOSFET	가	.	PW1	PW2	SA2
N	NW1	NW2	SA1	N	NW1
3	가	PW3	SA2	MSOFET	NW2가
W4	WD2	N	WD1	MOSFET	가
PW2	PW4	VCH	MSOFET	가	PW1
FET	WD1	WD2	PSUS	NW4가	PW3
C가	PC	MOSFET	N	NW5	N
.	PSUB	PW5	N	NW5	MOS
.	PSUB	VSS가	,	,	VC
SA2	ARY1	ARY4	MC	MOSFET	SA1
W4	WD1	WD2	N	가	,
N	NW1	NW4가	ARY1	DNW3	PW1
,	SA1	SA2	ARY4	PSUB	P
,	VCC	P	MOSFET	NW1	PSUB
OSFET	,	,	VCH	NW2가	,
MOSFET	P	MOSFET	N	VCC	,
가	PW1	PW4가	NW1	가	N
ARY1	ARY4	VB1	NW2가	가	M
ARY1	ARY4	SA1	SA2	,	,
20	23	(A),	23	2	가
,	SA1	SA2	(B)	P	PW11
PW12	,	.	N	PW11	.
PW11	PW12	P	MOSFET	VSS가	P
SA2	,	ARY1	ARY3	PW7	NW16
,	SA1	SA2	P	N	2
SA2	,	SA1	SA2	N	SA1

[1] RAM

10

10

,

10

가

[2] [1]

2


2

[3] [1] [2]

가

[4] [1] [3]

P



1.

1	,	1	,	1	1	,
1	,	1	;	2	2	,
2	,	2	,	3	3	,
2	,	2	;	3	3	,
3	,	3	,	4	4	,
3	,	3	;	4	4	,
4	,	4	,	4	4	,
4	;					
1		1	;			
1		2	;			
1		3	;			
1		4	;			
2		2	;	1	;	
1		1			1	;
2		2			2	;
3		3			3	;
4		4			4	;
1		1			5	;
2		2			6	;
3		1			7	;
4		2			8	

2.

1		1	;			
1		1		1	2	;
1		2		2	3	;
2				3	4	;
1	,	3		4	3	
1		4		2		
1	,	2	,	3	4	
1		2		4	4	
;						
1	,	2		4	3	
1		1		1	2	
2		1		3	4	
3		2		1		
4		2		2		
5						
[a]	1	,	1	,	1	1
	1		1			
[b]	1			1		
[c]	1		1		1	가
6						,
[a]	2	,	2	,	2	2
	2		2			
[b]	2			2		
[c]	2		2		2	가
7						,
[a]	3	,	3	,	3	3
	3		3			
[b]	3			3		
[c]	3		3		3	가
8						,

3.

1	,	1	,	1		1
1	,	1	;			
2	,	2	,	2		2
2	,	2	;			
3	,	3	,	3		3
3	,	3	;			
4	,	4	,	4		4
4	,	4	;			
1		1	;			
1		2	;			
1		3	;			
1		4	;			
1	2	2	1			
2	2	2	;			
3	3	3		1		;
3	4	4			2	;
4	4	4			3	;
1		1			4	;
2		2				;
3		1				;
4		2				;

4.

10 10

1 ,
 (a) 1 1 , 1 ,
 (b) 1 1 1 ,
 (c) 1 1 1 , 1

, 2
 (a) 1 2 , 2 ,
 (b) 2 2 2 ,
 (c) 2 2 2 , 2

, 1 3 , 1
 3 2 3 , 2
 2 4

26.

1 1 1 ;
 1 1 2 ;
 1 1 3 2 3 2 3 ;
 1 1 , 2 3 2 3 2 3 4 4 4 5 ;
 3 4 1 1 1 , 2 , , 1 1
 1 1 1 1 1 , 2 , , 2 2
 5 1 1 1 2 2 , , , ,
 1 2 2 2 , , , ,
 1 1

(a) 1 1 , ,
 (b) 1 1 , 1 ,
 (c) 1 1 , 1 , 1

, 2
 (a) 1 1 2 ,
 (b) 2 2 2 ,
 (c) 2 2 2 , 2

, 1 3 1 , 1
 2 3 2 , 2 , 2

27.

26 , , 1 , 1 , 2 , 2

28.

1 1 1 ;
 1 1 2 ;
 1 1 3 2 3 2 3 ;
 1 1 , 2 3 1 , 1 3 4 4 4 5 ;
 4 , , , , , , , , , ,
 5 , 2 , 2 , 2 , 2 , 2 , 2
 , ,
 1
 (a) 1 1 , ,
 (b) 1 1 , 1 ,

(c) 1 1 1 1
 (d) 1 2 2 2

2 ,
 (a) 1 2 2 2
 (b) 2 2 2 2
 (c) 2 2 2 2
 (d) 2 1 3 1
 , 2 3 1 4
 . 2 3 2 5
 . 2 3 2 6

29.

1 1 1 1 ;
 1 1 2 2 ;
 1 1 3 2 2 3 3 ;
 1 1 , 2 3 3 2 4 4 4 5 ;
 4 1 1 1 1 , 2 , , 1 , 1
 1 1 1 1 2 1 1 2 , , , ,
 5 1 1 1 2 2 , , , , 2 2
 1 2 2 2 2 2 , , , ,
 1
 (a) 1 1 1 , ,
 (b) 1 1 1 , ,
 (c) 1 1 1 , , 1
 (d) 1 1 2 , ,
 2 ,
 (a) 1 1 2 , ,
 (b) 1 2 2 2 , ,
 (c) 2 2 2 , , 3
 (d) 2 2 2 , , 4
 , 1 3 1 5
 , 2 3 2 6

30.

29 , , 1 1 1 2 2 2

31.

1 1 1 2 1 1 2 1 1 ;
 1 2 1 3 1 3 4 2 3 ;
 1 1 1 , , 2 , ,
 1 2 3 , , , ,
 1 3 1 1 1 , ,
 3 3 1 , , ,
 3 3 1 , , , 1
 ;

1 1 ;
 1 2 ;
 1 2 3 4 ;
 1 2 3 3 4 4 ;
 1 2 1 1 1 , 1 1
 1 1 1 2 , 1 1
 5 1 2 , 2 , 2 2
 1 2 , 2 , 2 2
 2 1 ,
 1
 (a) 1 1 ,
 (b) 1 , 1
 (c) 1 ,
 ,
 2
 (a) 1 2 ,
 (b) 2 , 2
 (c) 2 2 ,
 ,
 1 3 1 1
 3 3 , 2 2
 2 3 ,
 4 4 ,
 3 1 , 1 1 2 2
 1 1 , 2 1 1 PMOS ,
 (b) 1 PMOS , 1 PMOS
 (c) 1 NMOS ,
 , 1 2 ,
38.
 37 , P , P
 (a) 1 N ,
 (b) 1 N 2 N ,
 (c) 1 N 1 P
 (d) 1 N 2 P
 1 PMOS ,
 1 NMOS ,
 NMOS ,
 2 P
39.
 38 , 1 , P ,
 1 N ,
40.
 1 , 1 1 1 1 , 1
 1 1 2 1 , 2 , 2
 2 , 2 2 , 2 , 2
 2 2 1 2 ; 1 2 IO ;
 1 1 2 IO 1 1 2 IO ;
 1 2 , IO , 2 , IO ;

1 1 1 1 1
 2 2 2 2 2
 1 IO IO IO IO
 2 IO IO IO IO

41.


1 , 1 1 1
 2 , 2 2 2
 1 , 2 2 2
 2 , 1 1 1
 1 2 IO 1 1
 2 1 2 IO IO
 1 2 IO 2 1
 2 1 2 IO 2
 1 ; IO IO IO
 2 ; IO IO IO


42.


1 1 2 2 1
 2 3 ; 2 1
 1 4 ; , 1
 2 2 , 3 4 5
 1 1 1 1 1
 2 , 2 2 1 1
 3 , 1 1 1 1
 1 IO 1 1 1 IO
 4 1 2 2 1 2
 1 IO 1 2 1 IO
 5 1 1 1 2 2 IO


43.

IO , . , IO
 IO , . , IO

















5

















11




12





13




14












18



19






20



21a



A-B 예파른 단면도









■: P⁺ 확산층 □: N⁺ 확산층

$V_{CH} = +4V$ $V_{CC} = +3.3V$ $V_{SS} = 0V$ $V_{B1} = -1V$ $V_{BB} = -2V$





$VCH = +4V$ $VCC = +3.3V$ $VSS = 0V$ $VB1 = -1V$ $VBB = -2V$



■ : P^+ 확산층 □ : N^+ 확산층

$VCH = +4V$ $VCC = +3.3V$ $VSS = 0V$ $VB1 = -1V$ $VBB = -2V$