(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 29 November 2007 (29.11.2007)

(10) International Publication Number WO 2007/135635 A1

(51) International Patent Classification:

G06T 1/20 (2006.01) G06T 1/60 (2006.01) G06F 7/78 (2006.01) G06F 15/80 (2006.01) H04N 7/26 (2006.01)

(21) International Application Number:

PCT/IB2007/051882

(22) International Filing Date: 16 May 2007 (16.05.2007)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 06114509.0

24 May 2006 (24.05.2006) EP

(71) Applicant (for all designated States except US): NXP B.V. [NL/NL]: High Tech Campus 60, NL-5656 AG Eindhoven

(72) Inventors; and

(75) Inventors/Applicants (for US only): KLEIHORST, Richard, P. [NL/BE]; c/o NXP Semiconductors, IP Department, Cross Oak Lane, Redhill Surrey RH1 5HA (GB). ABBO, Anteneh, A. [NL/NL]; c/o NXP Semiconductors, IP Department, Cross Oak Lane, Redhill Surrey RH1 5HA (GB). CHOUDHARY, Vishal [IN/NL]; c/o NXP Semiconductors, IP Department, Cross Oak Lane, Redhill Surrey RH1 5HA (GB).


- (74) Agents: WHITE, Andrew, G. et al.; c/o NXP Semiconductors, IP Department, Cross Oak Lane, Redhill Surrey RH1 5HA (GB).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii))

[Continued on next page]

(54) Title: INTEGRATED CIRCUIT ARRANGEMENT FOR CARRYING OUT BLOCK AND LINE BASED PROCESSING OF IMAGE DATA



(57) Abstract: An integrated circuit arrangement has a processor array (2) with processor elements (4) and a memory (6) with memory elements (8) arranged in rows (32) and columns (30). The columns (30) of memory elements (8) are addressed by respective processor elements (4). An input sequencer (14) and feedback path (24) cooperate to reorder input data in the memory (6) to carry out both block and line based processing.



WO 2007/135635 A1



 as to the applicant's entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

DESCRIPTION

5

10

15

20

25

30

INTEGRATED CIRCUIT ARRANGEMENT FOR CARRYING OUT BLOCK AND LINE BASED PROCESSING OF IMAGE DATA

The invention relates to a integrated circuit arrangement, particularly but not exclusively using a Single Instruction Multiple Data (SIMD) data processor array, as well as to a method of operation of an integrated circuit arrangement and a computer program for operating the integrated circuit arrangement.

In a SIMD processing array, each of a number of processing elements (PEs) receives the same instruction from a common instruction stream, and executes the instruction based on data unique to that processing element, which data may be termed local data. Such a processing array is suitable for highly repetitive tasks where the same operations are performed on multiple items of data at the same time, which may occur for example in the field of image processing.

Figure 1 shows a classical SIMD array with a processor array 2 with a plurality of processing elements 4 and a memory 6 with a respective plurality of memory elements 8 arranged as columns 30. Each processing element 4 acts on the memory elements 8 of a respective column 30. An instruction input 26 accepts instructions in parallel for all processing elements.

In use, the processing elements 4 carry out the same instruction simultaneously, i.e. a common instruction, but on their respective memory elements 8.

The architecture provides a mechanism for each processing element to carry out the common instruction or not, that is the instruction input 26 accepts not merely the sequence of common instructions, but also data indicating which of the processing elements are to carry out each of the common instructions.

Such an architecture is very suitable for processing lines of data in parallel. For example, consider image processing applications. Such applications often need to process data on a pixel by pixel basis, and the parallel SIMD architecture of Figure 1 can deliver excellent processing

15

20

25

30

performance by processing a first line of data across an image, followed by the next line of data, each line of data being processed in parallel.

However, not all data processing proceeds on such a pixel by pixel basis and there is often a need to process blocks of data in parallel. For example, compression algorithms such as MPEG and JPEG use digital cosine transforms (DCTs) on eight by eight blocks. Each block represents an image square eight pixels across and eight high.

Consider as another example the case where it is necessary to calculate on a block i of eight elements F_{k}^{i} for k = 0, 1... 7 the operations:

10
$$Q_0^i = F_0^i + C_0$$
 and $Q_k^i = F_k^i C_k$ (k= 1,2....7)

To carry out the transform, each element is processed using a different coefficient depending on its position in the block.

Consider the case of a line of data corresponding to a horizontal line of sixty four pixels in an image, arranged in a row across memory elements 8, assuming that there are sixty four columns 30 and sixty four processing elements 4. The sixty four pixels of the line are included within eight different blocks, and the processing elements 4 need to carry out a different operation on the first pixel of each block, the second pixel of each block, and so on.

Thus, to carry out the processing in a SIMD array of the type illustrated in Figure 1, the common instruction is to add C_0 . This however is only the correct instruction for the first pixel of each block, and the processing elements of other pixels do not execute an instruction. Then, the second pixel of each block is processed using the instruction multiply by C_1 , and so on. The result of this is that each instruction is only executed on one in eight of the processor elements 4.

Thus, data processing on blocks in this way does not utilise the full power of the SIMD array.

Although this is a simple example, similar processing difficulties occur generally with block-based processing of SIMD arrays.

It would of course be possible to carry out some processing operations on a SIMD array and others on a more conventional processor, but in general it

is convenient to be able to carry out all processing operations on a single type of device. Thus, there is a need to improve the processing performance of SIMD arrays for block processing operations.

A specific SIMD array processor designed with a slightly different objective is described in WO2006/027751 (Philips). This provides for communications between columns of data by allowing processor elements 4 not merely to access their own columns of data 30 but also an adjacent column 30. This can be helpful in certain processing operations.

WO2006/027751 also describes ways in which pixels can be grouped together in memory elements for processing. For example, in one arrangement, the first column includes the first two red pixels, the first two green pixels, then the first two blue pixels. The next column includes the next two red pixels, the next two green pixels, and the next two blue pixels. This continues across the array. Thus, each column includes one pair of pixel values. This allows a line of data having a certain number of pixels to be processed using only half the number of processing elements.

However, this arrangement does not solve the problem of improving the processing performance of SIMD arrays for certain common types of block processing.

20

25

30

15

5

10

According to the invention there is provided an integrated circuit arrangement, comprising:

a processor array with plurality of processor elements for processing data in parallel;

a memory array including a plurality of memory elements accessible in parallel by the plurality of processor elements;

a data input for accepting data;

an input sequencer arranged to accept input data and to store data in the memory elements of the memory array;

an output processor for taking data from the memory array;

a controller for controlling the processor array; and

a feedback path from the output processor to the input sequencer, the input sequencer being arranged to accept input data from the data input and/or

from the feedback path and the output processor being arranged to take data from the memory array and to output the data from the memory array on an output and/or to send the data from the memory array back to the input sequencer along the feedback path.

By providing an input sequencer and feedback path, data may be arranged more efficiently for parallel processing and hence the efficiency of data processing can be improved. In particular, data can be rearranged to allow for multiple operations to be performed efficiently even when the operations require different data arrangements.

For example, the integrated circuit arrangement may process image data arranged in lines of data as lines of data for pixel based operations and can then rearrange the data differently in the memory elements for block based operations.

The processor array may be a SIMD.

5

10

15

20

25

30

The memory array may in particular have an array of columns of memory elements, each column being addressable by a respective one or more of the processor elements.

The controller may be arranged to cause the integrated circuit arrangement to operate selectably in one of a plurality of modes, wherein the input sequencer is arranged to store input data in the memory elements in different arrangements depending on the selected mode.

One of the modes may be a column processing mode in which the input sequencer is arranged to accept a sequence of data items as input data and to store the data items in the memory elements starting with the one of the columns of memory elements, followed by subsequent columns of memory elements in turn.

One of the modes may be a row processing mode in which the input sequencer is arranged to accept a sequence of data items as input data and to output the data items to the memory array in rows starting with one of the rows of memory elements followed by subsequent rows of memory elements in turn.

One of the modes may be a reordering mode in which the input sequencer is arranged to accept data items as input data on the data input and WO 2007/135635 PCT/IB2007/051882

to output the data items to the memory array in a reordered sequence in the memory elements.

In the reordering mode the controller may cause data items to flow around the path from the input sequencer, memory elements, output processor and feedback path back to the input sequencer to store the data items in the memory elements in the reordered sequence.

The controller may be arranged to store input data in the memory elements in a first pattern, to carry out processing on the data in that pattern, and then to output data from the memory elements through feedback path and input sequencer to rearrange the data in a different pattern in the memory elements and then to carry out further processing on the data in that different pattern.

In another aspect, the invention relates to a method of operating an integrated circuit arrangement with an input sequencer, a processor array with plurality of processor elements for processing data in parallel, a memory array having a plurality of memory elements accessible in parallel by the plurality of processor elements; and a feedback path from an output of the memory array to the input sequencer, the method comprising:

accepting input data in the input sequencer;

5

10

15

20

25

30

storing the input data in the memory elements in a first pattern; and outputting the data from the memory elements and sending the output data back through the feedback path and input sequencer and back into the memory elements in a different second pattern.

In another aspect, the invention relates to a computer program product including computer program code means arranged to cause integrated circuit arrangement as set out above to operate a method as set out above.

For a better understanding of the invention, embodiments will be described, purely by way of example, with reference to the accompanying drawings, in which:

Figure 1 shows a prior art SIMD array;

Figure 2 shows a integrated circuit arrangement according to a first embodiment of the invention:

10

15

20

25

30

Figure 4 illustrates an 8x8 block of data;

Figure 5 illustrates schematically a block processing mode; and

Figure 6 illustrates schematically a line processing mode.

Like or similar components are given the same reference numerals in different Figures. The Figures are schematic and not to scale.

Referring to Figure 2, a very simple example of an integrated circuit arrangement according to the invention will be discussed first. The example is a SIMD array which includes a processor array 2 including a number of processor elements 4 for processing in parallel and a memory array 6 including a number of memory elements 8. Parallel data paths 10 connect the processor elements 4 to respective memory elements 8.

Data is fed into the integrated circuit arrangement at input 12 into input sequencer 14 which sequences data as set out in more detail below, and passes the sequenced sequenced data directly to the memory elements 8 through direct memory access channel 16.

Output processor 18 takes the data from memory elements 8 and outputs it along output 22.

The output processor can also take the data from memory elements 8 and route them back to the input sequencer 14 by feedback path 24.

The data flow and processing is controlled by controller 20.

The components of the SIMD array are conveniently all integrated onto a single chip. However, alternatively certain components may be separate. For example, the feedback path 24 and/or input sequencer 14 may be implemented as a separate external feedback path and/or component. This may allow the SIMD array to be implemented on chips not specifically designed for the embodiments of the invention described.

The combination of the input sequencer 14 and feedback path 24 allows improved processing, as will now be explained. For clarity of desciption, the use of the SIMD array according to the invention will described with reference to a particular example. It should be noted however that the example is

15

20

25

30

somewhat simpler than many examples suitable for processing in such an array. In particular, the example describes the use only of eight processor elements 4 and eight memory elements 8 in the processor and memory arrays 2,6 whereas practical implementations of an integrated circuit arrangement can have very many more elements than this.

Consider first the example above where it is necessary to calculate

$$Q_0^i = F_0^i + C_0$$
 and

$$Q_k^i = F_k^i C_k$$
 (k= 1,2....7)

In this example, the input sequencer 14 reorders the data into blocks, so that each processor carries out processing on a single block.

Firstly the input sequencer 14 delivers into the eight memory elements 8 the first element of each of eight blocks. The processor elements 4 then carry out the instruction "add C_0 " on all memory elements 8 in parallel. Then, the sequencer delivers the second element of each block into the respective memory elements 8, and the instruction "multiply by C_1 " is carried out on all blocks in parallel. Thus, in the example, processing is carried out in parallel with a resulting much higher efficiency than would take place using the processor of Figure 1.

The feedback path 24 allows intermediate results to be sent back to the input sequencer 14 for further processing. It can also be used to reorder data, as will be described below.

A more realistic example of an IC arrangement of the present invention will now be illustrated with respect to Figure 3, which shows an array of memory elements 8 arranged in columns 30 and rows 32. Each processor operates not on a single memory element 8, but on a column 30. Each of the columns may be referred to as a "line memory". Each of the columns 30 includes eight memory elements 8 in this specific example, and there are sixty four columns 30 in parallel, though alternatives are possible and in particular there may be many more rows and columns. For clarity, the full array of memory elements 8 is not shown in Figure 3. The rows 32 of memory elements 8 are made up of memory elements that may be processed in parallel - see Figure 3.

WO 2007/135635 PCT/IB2007/051882

The terms "row" and "column" when applied to memory elements 8 are essentially arbitrary but this specification will use rows 32 and columns 30 corresponding to the orientation of Figure 3. Note also that a row 40 of data (Figure 4) may be stored in the first column 30 of the memory elements.

As an example of processing, using the example of Figure 3, consider the case of carrying out DCT processing of the type used in image compression which operates on blocks of sixty four pixels arranged as an eight by eight array. The pixels will be numbered from 0 to 63 as illustrated in Figure 4, with the rows 40 being arranged across Figure 4 and the columns 42 vertically in Figure 4. Thus, elements zero to seven constitute a row of data.

The sequence of blocks is sent to the input sequencer 14 along input 12 as a sequence of data items, each representing one pixel. The pixels of the first block are sent in order from element zero to sixty three. This is followed by elements zero to sixty three, in order, of the second block, and this continues until the eighth block.

These eight blocks provide the data to fill the sixty four line memories 30 each with eight elements. The input sequencer 14 fills the input data into memory elements 8 as follows. The first eight elements, elements 0 to 7 of the first block, are stored in the first column 30, the second eight elements, elements 8 to 15 of the first block, are stored in the second column 30, and so on until the end of the first block. Thus, representing the k-th data element of the i-th block as D_{ik} where i=0,1.....7 and k=0,1,2.....63 the elements fill the memory elements 8 in accordance with a first pattern as follows:

25	Column	Data
	0	$D_{0,0}\;D_{0,1}\;D_{0,2}\;D_{0,7}$
	1	$D_{0,8}\;D_{0,9}\;D_{0,10}\;\;D_{0,15}$
	7	$D_{0,56,}\;D_{0,57}\;D_{0,58}\;D_{0,63}$
30	8	$D_{1,0}\; D_{1,1}\; D_{1,2}\; D_{1,7}$
	63	$D_{7,56,}\;D_{7,57}\;D_{7,58}\;D_{7,63}$

5

10

15

20

WO 2007/135635 PCT/IB2007/051882

The processors 4 then carry out processing in parallel on the columns 30. Each column contains one row of data of the original block (compare the above table with Figure 4). This operates efficiently since each processor can carry out the same instruction at the same time.

The DCT on eight by eight blocks carries out the cosine transform on both rows and columns, and the ordering of data above is suitable for carrying out the first transform (on the columns 42 of Figure 4) in parallel. However, if the same arrangement of data is used to carry out the second transform on the rows 40 (Figure 4), the data is arranged such that the processing will not operate efficiently in parallel.

Accordingly, the data is read out of the memory elements 8 through output processor 18 and back through feedback path 24 and input sequencer 14 back into the line elements 30. The data is output through output processor 18 in order, firstly taking the first row of data, i.e. all of the first memory elements 8 of each of the columns 30, then the second row including the second memory elements 8 of each column 30, and so on. Thus, in the example, the data is output through output processor 18 in the order $D_{0,0}$ $D_{0,8}$ $D_{0,16}$ $D_{0,56}$, $D_{1,0}$ $D_{7,56}$, $D_{0,1}$, $D_{0,10}$... $D_{7,63}$. This is then read back in into the memory elements 8 in the same way as before, starting with the first eight elements stored into the first column 30, and so on. This reorders the data into a different second pattern as follows:

	Column	Data
	0	$D_{0,0}\;D_{0,8}\;D_{0,16}\;\;D_{0,56}$
	1	$D_{1,0}D_{1,17}D_{1,57}$
25		
	63	$D_{7,7}$, $D_{7,15}$ $D_{7,23}$ $D_{7,63}$

5

10

15

20

30

This reordered data is arranged suitably for parallel processing the DCT on the rows 40 efficiently.

Consider now the case that the same processor is to carry out pixel operations on each pixel. The data in the previous state can be read out of the line elements through output processor 18 and back through feedback path 24 and input sequencer back into the memory elements 8 exactly as before. In other words, this represents a second pass of the data through the feedback

WO 2007/135635 PCT/IB2007/051882 10

path 24. This reorders the data once again, resulting in a different third pattern as follows:

	Column	Data
	0	$D_{0,0}\; D_{1,0}\; D_{2,0} \; D_{7,0}$
5	1	$D_{0,1} \ D_{1,1} \ D_{2,1} \ \ D_{7,1}$
	63	$D_{0,63,}\;D_{1,63}\;D_{2,63}\;D_{7,63}$

10

15

20

25

30

Thus, the reordered data has the first pixel of each of the eight blocks in the first column, the second pixel of each of the eight blocks in the second column, and so on until the final pixel of each of the eight blocks.

This data arrangement is very convenient for efficiently carrying out a number of pixel based operations, such as ZigZag scan, Quantization, etc.

Note that the use of the feedback path has allowed the data to be reordered without the need to store each data item in the input sequencer 14 first, even though in this case the reordering is very substantial - the first column even has one element from the last block. Thus, if the data was to be read sequentially into the columns, starting with the first column, the first column could only be completed after the last block was received. This would require significant data storage in input sequencer 14 if the reordering was to be carried out by the input sequencer alone without the two passages through loop 24 used in the example. Indeed, the input sequencer would need to have enough memory to store essentially the whole of the data processed at any one time.

In this example a complex reordering has been carried out without the need to store data in the input sequencer at all.

The feedback path 24 allows the same data to be processed in multiple different ways, reordering the data in the input sequencer 14 each time to arrange the data correctly for each processing operation. Thus, the data may be arranged for one processing operation, that operation carried out, and then rearranged for subsequent processing operations that are more efficient using different orderings.

Note that the final data order could be achieved in a different way if the input data was sequenced into rows in the memory elements 8, that is to say if

10

15

20

25

30

the sequence of input data items was filled into the memory array 6 by rows, starting with the first row and then continuing with subsequent rows. The multiple passes through the feedback path achieve the same effect. The input sequencer may be arranged to directly store the data in the memory elements 8 in this way.

11

The above examples are relatively simple. However, the use of the invention is particularly useful in much larger processor and memory arrays, for example arrays of 320 or 640 processors, or even more, that can process whole lines of image data in parallel at once. There might, for example, be 64 memory elements 8 in each column 30. The invention allows such larger arrays to process large amounts of data in parallel.

The reduction in memory in the input sequencer 14 using the feedback path 24 is particularly significant in such larger arrays. In these cases, there is a trade off between the amount of memory in the input sequencer 14 and the number of passes through the feedback path required to arrange the data in the required arrangement in the memory elements 8. At one extreme, with an input sequencer with the same amount of memory as the memory array it is possible to rearrange data into any pattern without the feedback path.

However, in general the amount of memory in input sequencer 14 that this approach would require for large memory arrays would be prohibitive. Further, in that case, the input sequencer could not in general start writing data until it had received almost all of the data which could lead to processing delays. The use of the feedback path allows more interleaving for a given amount of memory than would otherwise be possible.

In preferred embodiments, the input sequencer 14 is arranged to arrange the data in more than one way to allow data to be processed differently.

Figures 5 and 6 illustrate in general terms two ways the input sequencer can arrange the data; in general there may be further ways not shown here depending on the exact intended use of the SIMD array.

In broad terms, in a first mode, referred to as a column mode, illustrated in Figure 5, input data items arriving at input 12 will be stored in the elements

10

15

20

25

30

starting with the first column. Then, when the first column is full, the data elements will be stored in the next column, as indicated by arrows 50.

PCT/IB2007/051882

In the column mode, input data arriving in blocks is grouped together in line elements as far as possible to keep the data from one block in as few line elements as possible. This enables the processor elements 4 to deal simultaneously with different blocks in parallel, since the different blocks are in different line elements. For block based processing, this allows each processor to operate efficiently in parallel since each processor element 4 operates as far as possible on a respective line element 30 which contains a block of data.

It will be appreciated that if the length of the block does not match the number of memory elements 8 in each column 30 then there will not be an exact correspondence between blocks of data and columns. This can be dealt with in a number of ways, for example by filling a each column with a reduced number of elements. For example, in the case of a column of data used to store two pixel values expressed in as RGB (red green blue) values, there will be three values to be stored for each pixel. In this case, each column of eight memory elements can be used to store two pixels, leaving two of the eight memory elements empty.

A second mode of operation will be referred to as a row mode, in which the input sequencer takes input data items and distributes them in rows across the memory elements. Thus, in this mode of operation, illustrated in Figure 6, the input sequencer 14 starts by filling up the first row, with the first data item stored in the first column, and subsequent data items in each column sequentially until the first row is complete. Then, the second row is filled, followed by the third row and so on. This stops when there is no more data or when the array is full.

The row mode is particularly suitable for dealing with lines of data in parallel, for example where the data arrives in the form of a line of data, i.e. a sequence of data items representing a line of an image.

As mentioned above, this row mode can be achieved either by directly storing data into the memory elements 8 in rows or by storing them initially in columns and using the feedback path 24 to reorder to data into rows.

10

15

20

25

30

As in the column mode, the rows need not be completely filled which can be useful if the length of each row is not commensurate with the lines of data being processed.

It will be appreciated that the blocks of data in the column mode and the lines of data in the row mode both arrive simply as a grouped sequence of data items on input 12, and whether the data is a "block" or a "line" cannot be determined by inspection of the data.

A mode of operation in which the data is sent around the loop of input sequencer 14, memory elements 8, output processor 18, and feedback path 24 back to the input sequencer 14 acts as a reordering mode. An example of this more complex mode of operation than the row mode or the column mode was presented above.

By providing a choice of modes the embodiment described allows a single SIMD array to carry out a variety of processing tasks.

As in the specific example above, the various modes and corresponding patterns of data stored in the memory elements can be achieved either by directly storing the data in the memory elements in the desired pattern or by flowing data round the feedback path.

The processor array is particularly suited to video processing where some operations are conveniently carried out on data line by line and other operations on data in blocks. The integrated circuit arrangement of the embodiment can efficiently carry out this variety of processing tasks.

Those skilled in the art will realise that many variations to the embodiments described are possible. For example, those skilled in the art will realise that other approaches to access the data of a line than direct memory access are possible.

The number of processor elements can be adjusted and it is not necessary to have the same number of processor elements as memory elements.

The approach may be used with a multiple instruction multiple data (MIMD) array as well as with the SIMD described above.

The memory array need not be located separately from the processor array but may in embodiments be made up of memory elements integral with

the processors, in which case the memory elements may be referred to as registers.

5

10

Arrangements such as those described in WO2006/027751 may also be used. In particular, processing elements may be arranged not just to be able to access one column of memory elements but also neighbouring columns corresponding to neighbouring processing elements.

Further, although in the embodiments described no processing or sequencing elements are provided along the feedback path, alternative embodiments may include such additional processing or sequencing along the feedback path.

CLAIMS

5

15

20

25

30

1. An integrated circuit arrangement, comprising:

a processor array (2) with a plurality of processor elements (4) for processing data in parallel;

a memory array (6) including a plurality of memory elements (8) accessible in parallel by the plurality of processor elements (4);

a data input (12) for accepting data;

an input sequencer (14) arranged to accept input data and to store data in the memory elements (8) of the memory array(6);

an output processor (18) for taking data from the memory array (6); and a controller (20) for controlling the processor array(2);

the integrated circuit arrangement further comprising a feedback path (24) from the output processor (18) to the input sequencer (14), the input sequencer (14) being arranged to accept input data from the data input (12) and/or from the feedback path (24) and the output processor (18) being arranged to take data from the memory array (6) and to output the data from the memory array (6) on an output (22) and/or to send the data from the memory array (6) back to the input sequencer (14) along the feedback path (24).

- 2. An integrated circuit arrangement according to claim 1 wherein the memory array (6) includes an array of columns (30), each of the columns (30) including a column of a plurality of the memory elements (8), each of the columns (30) being addressable by a respective one or more of the processor elements (4).
- 3. An integrated circuit arrangement according to claim 2 wherein the controller (20) is arranged to cause the processor array to operate selectably in one of a plurality of modes, in which the input data is stored in the memory elements (8) in different arrangements depending on the selected mode.

- 4. An integrated circuit arrangement according to claim 3 wherein one of the modes is a column processing mode in which the input sequencer (14) is arranged to accept a sequence of data items as input data and to store the data items in the memory elements (8) starting with the one of the columns (30)
- of memory elements, followed by subsequent columns (30) of memory elements in turn.

10

25

30

- 5. An integrated circuit arrangement according to claim 3 or 4, wherein one of the modes is a row processing mode in which the input sequencer (14) is arranged to accept a sequence of data items as input data and to output the data items in the memory elements (8) in rows starting with one of the rows (32) of memory elements followed by subsequent rows (32) of memory elements in turn.
- 6. An integrated circuit arrangement according to claim 3, 4, or 5 wherein one of the modes is a reordering mode in which the input sequencer (14) is arranged to accept a sequence of data items as input data and to output the data items to the memory elements (8) in a reordered sequence in the memory elements other than in order of the rows (32) or columns (30) of memory elements.
 - 7. An integrated circuit arrangement according to claim 6 wherein in the reordering mode the controller is arranged to cause data items to flow around the path from the input sequencer (14), memory elements (8), output processor (18) and feedback path (24) back to the input sequencer (14) to store the data items in the memory elements (8) in the reordered sequence.
 - 8. An integrated circuit arrangement processor array according to any preceding claim wherein the integrated circuit arrangement (20) is arranged to store input data in the memory elements (8) in a first pattern, to carry out processing on the data in that pattern, and then to output data from the memory elements through feedback path (24) and input sequencer (14) to rearrange the

10

15

30

PCT/IB2007/051882

data in a different pattern in the memory elements (8) and then to carry out further processing on the data in that different pattern.

- 9. A method of operating an integrated circuit arrangement having an input sequencer (14), a processor array (2) with plurality of processor elements (4) for processing data in parallel, a memory array (6) having a plurality of memory elements (8) accessible in parallel by the plurality of processor elements (2); and a feedback path (24) from an output of the memory array to the input sequencer (14), the method comprising:
- accepting input data in the input sequencer (14); storing the input data in the memory elements (8) in a first pattern; and outputting the data from the memory elements (8) and sending the output data back through the feedback path (24) and input sequencer (14) and back into the memory elements (8) in a different second pattern.
- 10. A method according to claim 9 wherein the memory elements (8) are arranged in rows (32) and columns (30), each of the columns (30) being addressable by a respective one or more of the processor elements (4), the method further comprising:
- 20 causing the integrated circuit arrangement to operate selectably in one of a plurality of modes, wherein the input sequencer (14) is arranged to store input data in the memory elements (8) in different arrangements depending on the selected mode.
- 11. 25 A method according to claim 10 wherein one of the modes is a column processing mode comprising:

accepting a sequence of data items as input data; and storing the data items in the memory elements (8) starting with the one of the columns (30) of memory elements, followed by subsequent columns (30) of memory elements in turn.

12. A method according to claim 10 or 11, wherein one of the modes is a row processing mode comprising:

accepting a sequence of data items as input data; and storing the data items in the memory elements (8) in rows starting with one of the rows (32) of memory elements followed by subsequent rows (32) of memory elements in turn.

PCT/IB2007/051882

5

10


15

20

13. A method according to claim 10, 11, or 12 wherein one of the modes is a reordering mode comprising:

accepting a sequence of data items as input data; and storing the data items to the memory array (6) in a reordered sequence in the memory elements (8).

- 14. A method according to claim 13 comprising, in the reordering mode, storing the data items to the memory array (6), outputting the data items from the memory array (6) and sending the data items back through the feedback path (24) to store the data items in the memory elements (8) in the reordered sequence.
- 15. A computer program product including computer program code means arranged to cause a processor array according to any of claims 1 to 8 to operate a method according to any of claims 9 to 14.
- 16. A computer program product according to claim 15 recorded on a data carrier.



F:g. 1






Fig. 7




F:g. 3

		4	2					
0	1	2	3	4	5	6	7	740
8	9	10	11	12	13	14	15	
16	17	18	19	20	21	22	23	
24	25	26	27	28	29	30	31	
32	33	34	35	36	37	38	39	1
40	41	42	43	44	45	46	47	1
48	49	50	51	52	53	54	55	
56	57	58	59	60	61	62	63	

F:9.4





INTERNATIONAL SEARCH REPORT

International application No PCT/IB2007/051882

A. CLASSIFICATION OF SUBJECT MATTER INV. G06T1/60 G06F7/78 H04N7/26 ADD. G06T1/20 G06F15/80 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) G06F G06T HO4N Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. Α WO 2006/027751 A (KONINKL PHILIPS 1 - 16ELECTRONICS NV [NL]; ABBO ANTENEH A [NL]; SEVAT LEO [N) 16 March 2006 (2006-03-16) cited in the application pages 1-2; figure 1 US 4 918 527 A (PENARD PIERRE [FR] ET AL) Α 1 - 1617 April 1990 (1990-04-17) column 1, line 20 - column 2, line 58 Α EP 0 497 493 A (AMERICAN TELEPHONE & 1 - 16TELEGRAPH [US]) 5 August 1992 (1992-08-05) pages 2-4 X Further documents are listed in the continuation of Box C. See patent family annex. Special categories of cited documents: "T" later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docudocument referring to an oral disclosure, use, exhibition or ments, such combination being obvious to a person skilled in the art. other means *P* document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 15 October 2007 22/10/2007 Name and mailing address of the ISA/ Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Kamps, Stefan Fax: (+31-70) 340-3016

INTERNATIONAL SEARCH REPORT

International application No
PCT/IB2007/051882

Contemporation). DOCUMENTS CONSIDERED TO DE RELEVANT Category** Citation of document, with indication, where appropriate, of the rebrant passages Processor Protory Per Processor Protory Per MacHine VISION AND APPLICATIONS, SPRINGER VERLAG, DE, Vol. 7, no. 4, 1994, pages 220–228, XP000677014 ISSN: 0932-8092 page 221; figures 1, 2 page 222; figures 1, 2 page 224; figure Sigure Processor Architecture for Embedded Image Recognition Systems" COMPUTER ARCHITECTURE, 2005. ISCA '05. PROCEEDINGS. 32ND INTERNATIONAL SYMPOSIUM ON MADISON, MT, USA 04–08 JUNE 2005, PISCATAWAY, NJ, USA, IEEE, 4 June 2005 (2005-06-04), pages 134–145, XP010807901 ISBN: 0-7695-2270-X pages 3,4; figure 3 pages 6,7; figure 8 A HSIEH J Y F ET AL: "Transpose memory for video rate JPEG compression on highly parallel single-chip digital cmos imager" IMAGE PROCESSING, 2000. PROCEEDINGS. 2000 INTERNATIONAL CONFERENCE ON SEPTEMBER 10-13, 2000, PISCATAWAY, NJ, USA, IEEE, 10. September 2000 (2000-09-10), pages 102-105, XP010529413 ISBN: 0-7803-6297-7 the Whole document			PCT/IB2007/051882
A FUJITA Y ET AL: "A REAL-TIME VISION SYSTEM USING AN INTEGRATED MEMORY ARRAY PROCESSOR PROTOTYPE" MACHINE VISION AND APPLICATIONS, SPRINGER VERLAG, DE, vol. 7, no. 4, 1994, pages 220-228, XP000677014 ISSN: 0932-8092 page 221; figures 1,2 page 224; figure 7 A KYO S ET AL: "An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems" COMPUTER ARCHITECTURE, 2005. ISCA '05. PROCEEDINGS. 32ND INTERNATIONAL SYMPOSIUM ON MADISON, WI, USA 04-08 JUNE 2005, PISCATAWAY, NJ, USA, IEEE, 4 June 2005 (2005-06-04), pages 134-145, XP010807901 ISBN: 0-7695-2270-X pages 3,4; figure 3 pages 6,7; figure 8 A HSIEH J Y F ET AL: "Transpose memory for video rate JPEG compression on highly parallel single-chip digital cmos imager" IMAGE PROCESSING, 2000. PROCEEDINGS. 2000 INTERNATIONAL CONFERENCE ON SEPTEMBER 10-13, 2000, PISCATAWAY, NJ, USA, IEEE, 10 September 2000 (2000-09-10), pages 102-105, XP010529413 ISBN: 0-7803-6297-7	C(Continua	tion). DOCUMENTS CONSIDERED TO BE RELEVANT	
SYSTEM USING AN INTEGRATED MEMORY ARRAY PROCESSOR PROTOTYPE" MACHINE VISION AND APPLICATIONS, SPRINGER VERLAG, DE, vol. 7, no. 4, 1994, pages 220-228, XP000677014 ISSN: 0932-8092 page 221; figures 1,2 page 224; figure 7 A KYO S ET AL: "An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems" COMPUTER ARCHITECTURE, 2005. ISCA '05. PROCEEDINGS. 32ND INTERNATIONAL SYMPOSIUM ON MADISON, WI, USA 04-08 JUNE 2005, PISCATAWAY, NJ, USA, IEEE, 4 June 2005 (2005-06-04), pages 134-145, XP010807901 ISBN: 0-7695-2270-X pages 3,4; figure 3 pages 6,7; figure 8 A HSIEH J Y F ET AL: "Transpose memory for video rate JPEG compression on highly parallel single-chip digital cmos imager" IMAGE PROCESSING, 2000. PROCEEDINGS. 2000 INTERNATIONAL CONFERENCE ON SEPTEMBER 10-13, 2000, PISCATAWAY, NJ, USA, IEEE, 10 September 2000 (2000-09-10), pages 102-105, XP010529413 ISBN: 0-7803-6297-7	Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Processor Architecture for Embedded Image Recognition Systems" COMPUTER ARCHITECTURE, 2005. ISCA '05. PROCEEDINGS. 32ND INTERNATIONAL SYMPOSIUM ON MADISON, WI, USA 04-08 JUNE 2005, PISCATAWAY, NJ, USA,IEEE, 4 June 2005 (2005-06-04), pages 134-145, XP010807901 ISBN: 0-7695-2270-X pages 3,4; figure 3 pages 6,7; figure 8 HSIEH J Y F ET AL: "Transpose memory for video rate JPEG compression on highly parallel single-chip digital cmos imager" IMAGE PROCESSING, 2000. PROCEEDINGS. 2000 INTERNATIONAL CONFERENCE ON SEPTEMBER 10-13, 2000, PISCATAWAY, NJ, USA,IEEE, 10 September 2000 (2000-09-10), pages 102-105, XP010529413 ISBN: 0-7803-6297-7	А	SYSTEM USING AN INTEGRATED MEMORY ARRAY PROCESSOR PROTOTYPE" MACHINE VISION AND APPLICATIONS, SPRINGER VERLAG, DE, vol. 7, no. 4, 1994, pages 220-228, XP000677014 ISSN: 0932-8092 page 221; figures 1,2	1-16
video rate JPEG compression on highly parallel single-chip digital cmos imager" IMAGE PROCESSING, 2000. PROCEEDINGS. 2000 INTERNATIONAL CONFERENCE ON SEPTEMBER 10-13, 2000, PISCATAWAY, NJ, USA, IEEE, 10 September 2000 (2000-09-10), pages 102-105, XP010529413 ISBN: 0-7803-6297-7	A	Processor Architecture for Embedded Image Recognition Systems" COMPUTER ARCHITECTURE, 2005. ISCA '05. PROCEEDINGS. 32ND INTERNATIONAL SYMPOSIUM ON MADISON, WI, USA 04-08 JUNE 2005, PISCATAWAY, NJ, USA, IEEE, 4 June 2005 (2005-06-04), pages 134-145, XP010807901 ISBN: 0-7695-2270-X pages 3,4; figure 3	1-16
	A .	video rate JPEG compression on highly parallel single-chip digital cmos imager" IMAGE PROCESSING, 2000. PROCEEDINGS. 2000 INTERNATIONAL CONFERENCE ON SEPTEMBER 10-13, 2000, PISCATAWAY, NJ, USA, IEEE, 10 September 2000 (2000-09-10), pages 102-105, XP010529413 ISBN: 0-7803-6297-7	1-16

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No
PCT/IB2007/051882

Patent document cited in search report		Publication date	Patent family member(s)			Publication date	
WO 2006027751	A	16-03-2006	EP KR	1792258 20070061538		06-06-2007 13-06-2007	
US 4918527	Α	17-04-1990	DE DE EP FR	3879637 3879637 0319430 2626693	T2 A1	29-04-1993 22-07-1993 07-06-1989 04-08-1989	
EP 0497493	Α	05-08-1992	CA JP US	2058585 6223099 5412740	Ā	25-06-1996 12-08-1994 02-05-1995	