

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
14 September 2006 (14.09.2006)

PCT

(10) International Publication Number
WO 2006/096290 A1

(51) International Patent Classification:
H01Q 21/00 (2006.01)

(74) Agents: ALKOV, Leonard A. et al.; c/o Raytheon Company, (EO/E4/N119), 2000 El Segundo Blvd, P O Box 902, El Segundo, CA 90250 (US).

(21) International Application Number:
PCT/US2006/005222

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(22) International Filing Date:
15 February 2006 (15.02.2006)

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


(25) Filing Language: English
(26) Publication Language: English

Published:

- with international search report
- with amended claims

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: TRUE-TIME-DELAY FEED NETWORK FOR CTS ARRAY



(57) Abstract: A true-time-delay feed network for a continuous transverse stub antenna array (10) includes a plurality of feed levels (30, 40, 50), each comprising one or more rails (32A-32E; 42A-42C; 52A-52B), the feed levels arranged in a spaced configuration. An open parallel plate region (38, 48) is defined between adjacent ones of the feed levels. The rails of the plurality of feed levels are arranged to form a power divider network unencumbered with septums or wall portions protruding into the open region.

WO 2006/096290 A1

TRUE-TIME-DELAY FEED NETWORK FOR CTS ARRAY

This invention was made with Government support under Contract No. F30602-96-C-0283 awarded by the Department of the Air Force. The Government has certain rights in this invention.

BACKGROUND

[1] Continuous transverse stub (CTS) arrays are disclosed, for example, in U.S. Patents 5,926,077; 5,995,055; and 6,075,494. CTS arrays can be implemented as true-time-delay (TTDCTS) apertures employing parallel plate feeds. Typically there are a relatively large number of rails of varying shapes that are fabricated and assembled together in order to realize the aperture/parallel plate feed assembly.

[2] Most antenna applications require two directive (high-gain, narrow bandwidth) beams, each at a different frequency band. In communication applications, the two beams perform the transmit and receive functions.

Conventional dish antennas can perform these functions, but require relatively large swept volumes, which is not desirable for an installation that is adversely affected by it, such as an aircraft. Conventional phased arrays also can perform these functions, but include a fully populated lattice of discrete phase-shifters or

transmit/receive elements each requiring their own phase and/or power-control lines. The recurring (component, assembly, and test) costs, prime-power, and cooling requirements associated with such electronically controlled phased-arrays can be prohibitive in many applications. In addition, such conventional arrays can suffer from degraded ohmic efficiency (peak gain), poor scan efficiency (gain roll-off with scan), limited instantaneous bandwidth (data rates), and data stream discontinuities (signal blanking between commanded scan positions). These cost and performance issues can be particularly pronounced for physically large and/or high-frequency arrays where the overall phase-shifter/transmit-receive module count can exceed many tens of thousands elements. In addition, when the transmit and receive frequency bands are widely spaced, two arrays can be required, one to perform the transmit function and one for the receive function.

SUMMARY OF THE DISCLOSURE

[3] A true-time-delay feed network for a continuous transverse stub antenna array includes a plurality of feed levels, each comprising one or more rails, the feed levels arranged in a spaced, parallel configuration. An open parallel plate region is defined between adjacent ones of the feed levels. The rails of the plurality of feed levels are arranged to form a power divider network unencumbered with septums or wall portions protruding into the open region.

BRIEF DESCRIPTION OF THE DRAWINGS

[4] Features and advantages of the disclosure will readily be appreciated by persons skilled in the art

from the following detailed description when read in conjunction with the drawing wherein:

[5] FIG. 1 is an isometric view of an exemplary embodiment of a parallel plate feed and antenna aperture assembly, with a continuous transverse stub (CTS) radiating aperture surface.

[6] FIG. 2 is a simplified cross-sectional view, taken along line 2-2 of FIG. 1.

[7] FIG. 3 is an exploded view of levels of the parallel plate feed and antenna aperture assembly of FIGS. 1-2.

[8] FIG. 4 is a bottom isometric view of the assembly of FIGS. 1-3, showing a feed surface.

[9] FIG. 5 is an exemplary virtual E-bend/Tee schematic diagram.

DETAILED DESCRIPTION OF THE DISCLOSURE

[10] In the following detailed description and in the several figures of the drawing, like elements are identified with like reference numerals.

[11] FIGS. 1-5 illustrate an exemplary embodiment of a TTDCTS parallel plate feed and antenna aperture assembly 10 in accordance with the invention. The assembly 10 comprises a plurality of levels of rails, each level held in a spaced relationship with respect to adjacent rails. In contrast with prior approaches, the rails at the various levels of the exemplary embodiment of the assembly need not have physical contact to form the hard shorts used in a corporate feed. Moreover, in this embodiment, features on the rails at any one level of the assembly are identical and periodic, which can reduce tooling and manufacturing cost.

[12] The different levels of the assembly 10 are illustrated in the cross-sectional view of FIG. 2. An

aperture level 20 comprises a plurality of spaced rails 22A-22I, which define radiating stubs 24A-24H. Interior rails 22B-22H are identical. End or exterior rails 22A and 22I are mirror images of each other, and are truncated versions of the interior rails.

[13] The first parallel plate feed level 30 comprises a plurality of spaced rails 32A-32E, spaced apart such that adjacent edges of the rails define slots 34A-34D. Interior rails 32B-32D are identical. End or exterior rails 32A and 32E are truncated versions of the interior rails. The rails are formed with respective pairs of inductive wells or grooves, e.g. grooves 32D-1, 32D-2 formed in rail 32-D, which are discussed more fully below.

[14] The second parallel plate feed level 40 comprises a plurality of spaced rails 42A-42C, spaced apart such that adjacent edges of the rails define slots 44A, 44B. The end rails 42A, 42C are truncated versions of the interior rail 42B. The rails have pairs of wells formed therein as well.

[15] The third parallel plate feed level 50 comprises two rails 52A, 52B, spaced apart such that adjacent edges of the rails form a slot 54A. Each rail has a pair of wells formed therein as well.

[16] The rails of each level can be fabricated as a single unit, or assembled together to form a single unit, reducing the number of parts. The rails have electrically conductive surfaces, and can be fabricated from a metal, e.g. aluminum, by machining, extrusion, or other processes. Alternatively the rails can be fabricated from a plastic material, e.g. by molding or extrusion, and plated with a conductive layer.

[17] The levels 20, 30, 50 and 50 are assembled together in a spaced relationship, as illustrated in FIG. 2, forming open parallel plate regions 28, 38, 48 between

respective adjacent levels. The open regions are unencumbered by hard shorts or bends or protruding septums of power dividers utilized in conventional waveguide or parallel plate feeds.

[18] In a transmit mode, RF energy is launched into the slot 54A, e.g. by a line source, and divides into two components which propagate in opposite directions in the parallel plate region 48, thus forming a 1:2 power divider. Energy propagating in the region 48 enters slots 44A, 44B in level 40, and divides into respective components which propagate in the parallel plate region 38, thus forming two 1:2 power dividers. Now the input energy has been divided into four components. The energy propagating in region 38 enters slots 34A-34D in level 30, separating into respective pairs of energy components which propagate in region 28 adjacent the aperture level 20. The input energy has been divided into eight components in region 28, one component for each transverse stub 24A-24H. The respective energy components radiate from the respective stubs. In this exemplary embodiment, the path lengths from the slot 54A to the respective stubs are equal in length, so that the time delay is equal for each path, and the signal components radiated from each slot will be in phase. Of course, on receive, the received signal components at each stub will be combined in phase to provide a single combined signal component at slot 54A.

[19] FIG. 3 is an exploded view of an exemplary embodiment of a TTDCTS aperture parallel plate assembly, showing the levels 20, 30, 40, 50, which when stacked in spaced relation form the assembly 10 of FIG. 4. Each level includes a peripheral frame to hold the respective rails of that level in place as a single unit. Thus, frame 56 holds the rail 52A of level 50, frame 46 holds the rails 42A-42C of level 40, frame 36 holds the

rails 32A-32E of level 30, and frame 26 holds the rails 22A-22I of the aperture level 20. The individual rails can be assembled to the frame using various techniques, including fasteners, brazing, welding, adhesives or even by a pressure fit into mounting areas of the frame. The frames can have a thickness which provides the desired spacing between adjacent levels when the frames are stacked together. FIG. 4 is an isometric view showing the assembly 10 with the levels stacked together.

[20] The assembly 10 makes use of "virtual" shorts that replace a perfect electrical conductor ("PEC") short wall in the path of propagating waves inside the parallel-plate or rectangular waveguide structures, typically arranged at a 45 degree angle to direct energy from a parallel plate region into a slot communicating with a next level. The virtual short is matched by inductive wells or grooves formed in the parallel plate structure where the propagating wave is confined. The depth, width and the number of wells replacing the PEC short wall are dependent on bandwidth and the separation distance between the walls.

[21] The assembly 10 also makes use of septum-less TEE E-plane power dividers, that do not employ protruding septums in front of the input arm of the TEE. Instead, the protruding septum and its function (matching) can be replaced by one or more inductive wells or grooves, e.g. a pair of wells formed in the two co-linear arms of the TEE, if desirable for a particular application. The dimensions of the wells and their distances to the input arm determine the bandwidth and matching properties of the tee.

[22] FIG. 5 is a simplified schematic illustrating a septum-less E-plane TEE power divider and virtual short. Input RF energy indicated by arrow 110 enters the TEE power divider 100 through an input arm 102,

and is divided between the two co-linear side arms 104, 106. The divided energy components are indicated by arrows 112, 114. To provide matching functions, pairs of inductive wells are formed in the parallel-plate structure opposite the input arm 102. Thus, a pair of wells 120, 122 are formed in the wall 104A of side arm 104, and a pair of wells 124, 126 are formed in the wall 106A of side arm 106. The spacing of the pairs of wells from the input arm, and the well dimensions, are selected for a given implementation in dependence on bandwidth and the matching properties for that application. It is noted that there is no protruding septum structure into the space S at the TEE junction. For the three-port, TEE structures, the incorporation of depth and width adjusted wells or troughs in the co-linear side arms creates matching susceptances for the remaining ports of the same TEE structure. In addition, maintaining an integral half-wavelength spacing between the wells and input arm provides dual-band frequency capability. For example, a centerline between wells 120, 122 is spaced a distance from the center of the input arm 102 approximately equal to an integral multiple of one half wavelength at a center frequency of each operating band. An exemplary dual band embodiment supports operation at a first band centered at 20.7 Ghz, and at a second band centered at 44.5 Ghz, by way of example, i.e. where the center frequency of the second band is approximately double that of the first band.

[23] In some applications, the septum-less TEE power divider as employed in the feed network of the TTDCTS array may not employ matching wells formed in each side arm port. The exemplary embodiment of FIG. 2, for example is illustrated without side arm matching wells for the septum-less TEE power dividers. In this embodiment, a tuning well is positioned at a wall opposite the input port, e.g. well 57.

[24] A virtual short 130 is also illustrated in FIG. 5. In this example, the energy in side arm channel 104 is to be directed into channel 140, as indicated by arrow 144. Similarly, the energy in side arm channel 106 is to be diverted into channel 142, as indicated by arrow 146. Conventionally, a PEC wall at a 45 degree angle would be employed as a short in the side arm channel to divert energy into channel 142. Instead, a "virtual" short is employed. For example, circuit 130 is a matching network for one virtual short, and comprises a plurality of spaced inductive wells or grooves 132A-132C formed in a wall of the side arm channel 104. Circuit 136 is a matching network for a second virtual short to divert energy into channel 142, and comprises a plurality of spaced inductive wells or grooves 138A-138C formed in a wall of the side arm channel 106. For parallel plate termination, the matching network for the virtual short introduces a very high susceptance that eliminates the need for a physical short, i.e. an electrically conductive wall. The number of wells and the well depth and width are parameters which can be varied to optimize the matching for the virtual shorts, taking into account all of the feed levels at once.

[25] Referring again to FIG. 2, it can be seen that septum-less TEE power dividers and virtual shorts are employed in the assembly 10. Consider RF energy entering the assembly through port 54A. This input energy is divided by a septum-less TEE 56 defined by facing surfaces of the rails 52A, 52B and 42A-42C and open channel 48, and is directed in opposite directions within open channel 48, to be directed into open slots 44A, 44B in the second level 40. Virtual shorts 58A, 58B comprising inductive wells are formed in the top surfaces of the rails. RF energy does not propagate along space 48 past the virtual shorts 58A-58B.

[26] Slots 44A, 44B comprise input arms for septum-less TEE power dividers 46A, 46B, to divide the RF energy entering these power dividers into RF energy components conducted into open channel 38. The energy components from divider 46A enter slots 34A, 34B in feed level 30, and the energy components from divider 46B enter slots 34C, 34D in feed level 30.

[27] A third level of power dividers 56A, 56B, 56C, 56D in turn divides the power from the second level of dividers 46A, 46B into eight RF energy components which are directed into the radiating stubs 24A-24H.

[28] Each of these power dividers of the first, second and third levels of power dividers in this embodiment are septum-less power dividers, i.e. without a septum element protruding into the open channel between levels. These power dividers further include tuning wells formed on the wall opposite the input arm or channel to improve impedance matching. Thus, TEE divider 56 includes a well 57. TEEs 46A, 46B respectively include wells 47A, 47B. TEEs 56A-56D include wells 57A-57D, respectively. Virtual shorts are employed instead of hard shorts extending into the open channels. Thus, for open channel 48, virtual shorts 58A, 58B each comprising a pair of inductive wells formed in the surface of respective rails 52A, 52B, prevent energy entering from input port 57A from passing beyond the shorts. For open channel 38, virtual shorts 48A, 48B are positioned for TEE 46A, and virtual shorts 48C, 48D are positioned for TEE 46B. For open channel 28, virtual shorts 38A, 38B are positioned for TEE 56A, virtual shorts 38C, 38D are positioned for TEE 56B, virtual shorts 38E, 38F are positioned for TEE 56C, and virtual shorts 38G, 38H are positioned for TEE 56D.

[29] It is to be understood that the antenna aperture and parallel plate feed assembly described above is capable of reciprocal operation, i.e. for operation on

receive as well as transmit. Thus, while slot 54A is described above in terms of an input port for the assembly, the slot functions as an output port when the assembly is operated on receive.

[30] Although the foregoing has been a description and illustration of specific embodiments of the invention, various modifications and changes thereto can be made by persons skilled in the art without departing from the scope and spirit of the invention as defined by the following claims.

CLAIMS

What is claimed is:

1. A true-time-delay feed network assembly for a continuous transverse stub antenna array (10), comprising:
 - a plurality of feed levels (30, 40, 50), each comprising one or more rails (32A-32E; 42A-42C; 52A-52B), the feed levels arranged in a spaced configuration;
 - an open parallel plate region (38, 48) between adjacent ones of the feed levels;
 - the rails of the plurality of feed levels arranged to form with said open region a power divider network unencumbered with septums or shorting wall portions protruding into the open region.
2. A true-time-delay continuous transverse stub (TTDCTS) parallel plate feed and antenna aperture assembly, comprising:
 - a plurality of levels of rails, each level held in a spaced relationship with respect to adjacent rails, said plurality of levels of rails comprising:
 - an aperture level (20) comprising a plurality of spaced rails (22A-22I) defining an array of radiating stubs (24A-24H); and
 - a plurality of feed levels (30, 40, 50), each comprising one or more rails (32A-32E; 42A-42C; 52A-52B), the feed levels arranged in a spaced configuration to define an open parallel plate region (38, 48) between adjacent ones of the feed levels, the rails of the plurality of feed levels arranged to form a power divider network unencumbered with septums or shorting wall portions protruding into the open region.
3. An assembly according to Claim 1 or Claim 2, wherein each feed level is assembled as a single unit.

5. An assembly according to any preceding claim, wherein the power divider network is fabricated as a network of septum-less TEE power dividers (100).
6. An assembly according to Claim 5, wherein each of said levels includes at least one slot (34A-34D; 44A-44B; 54A) formed by said one or more rails of said level, and each TEE power divider includes an input arm provided by a slot of said one or more slots, and first and second co-linear side arms in said open region.
7. An assembly according to Claim 6, wherein each said TEE power divider (100) includes inductive wells (120, 122, 124, 126) for each side arm formed in a wall defined by one of said rails opposite said input arm.
8. An assembly according to Claim 7, wherein said inductive wells are spaced from said input arm by a distance which is an integral multiple of one half wavelength at a frequency in an operating frequency band.
9. An assembly according to Claim 7, wherein feed network is configured for dual frequency band operation, and wherein said distance is an integral multiple of one half wavelength at a frequency in said operating frequency band and at a frequency in another operating band.
10. An assembly according to Claim 1 or Claim 2, wherein the feed network comprises a plurality of virtual shorts.
11. An assembly according to Claim 10, wherein each virtual short is matched by at least one inductive well formed in a rail.
12. An assembly according to Claim 1 or Claim 2, wherein each of said feed levels defines at least one slot in said one or more rails.

13. An assembly according to Claim 1 or Claim 2, further comprising, for each level, a peripheral frame to hold the one or more rails of that level in place as a single unit.
14. An assembly according to Claim 1 or Claim 2, wherein said feed levels are substantially parallel feed levels.

AMENDED CLAIMS
received by the International Bureau on 6 June 2006 (06.06.06)

What is claimed is:

1. A true-time-delay feed network assembly for a continuous transverse stub antenna array (10), comprising:
 - a plurality of feed levels (30, 40, 50), each comprising one or more rails (32A-32E; 42A-42C; 52A-52B), the feed levels arranged in a spaced configuration;
 - an open parallel plate region (38, 48) between adjacent ones of the feed levels;
 - the rails of the plurality of feed levels arranged to form with said open region a power divider network unencumbered with septums or shorting wall portions protruding into the open region.
2. A true-time-delay continuous transverse stub (TTDCTS) parallel plate feed and antenna aperture assembly, comprising:
 - a plurality of levels of rails, each level held in a spaced relationship with respect to adjacent rails, said plurality of levels of rails comprising:
 - an aperture level (20) comprising a plurality of spaced rails (22A-22I) defining an array of radiating stubs (24A-24H); and
 - a plurality of feed levels (30, 40, 50), each comprising one or more rails (32A-32E; 42A-42C; 52A-52B), the feed levels arranged in a spaced configuration to define an open parallel plate region (38, 48) between adjacent ones of the feed levels, the rails of the plurality of feed levels arranged to form a power divider network unencumbered with septums or shorting wall portions protruding into the open region.

3. An assembly according to Claim 1 or Claim 2, wherein each feed level is assembled as a single unit.
4. An assembly according to Claim 1 or Claim 2, wherein the rails of each level are not in direct physical contact with rails of any other level.
5. An assembly according to any preceding claim, wherein the power divider network is fabricated as a network of septum-less TEE power dividers (100).
6. An assembly according to Claim 5, wherein each of said levels includes at least one slot (34A-34D; 44A-44B; 54A) formed by said one or more rails of said level, and each TEE power divider includes an input arm provided by a slot of said one or more slots, and first and second co-linear side arms in said open region.
7. An assembly according to Claim 6, wherein each said TEE power divider (100) includes inductive wells (120, 122, 124, 126) for each side arm formed in a wall defined by one of said rails opposite said input arm.
8. An assembly according to Claim 7, wherein said inductive wells are spaced from said input arm by a distance which is an integral multiple of one half wavelength at a frequency in an operating frequency band.
9. An assembly according to Claim 7, wherein feed network is configured for dual frequency band operation, and wherein said

distance is an integral multiple of one half wavelength at a frequency in said operating frequency band and at a frequency in another operating band.

10. An assembly according to Claim 1 or Claim 2, wherein the feed network comprises a plurality of virtual shorts.

11. An assembly according to Claim 10, wherein each virtual short is matched by at least one inductive well formed in a rail.

12. An assembly according to Claim 1 or Claim 2, wherein each of said feed levels defines at least one slot in said one or more rails.

13. An assembly according to Claim 1 or Claim 2, further comprising, for each level, a peripheral frame to hold the one or more rails of that level in place as a single unit.

14. An assembly according to Claim 1 or Claim 2, wherein said feed levels are substantially parallel feed levels.




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5

INTERNATIONAL SEARCH REPORT

International application No
PCT/US2006/005222

A. CLASSIFICATION OF SUBJECT MATTER
INV. H01Q21/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
H01Q H01P

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2 628 311 A (LINDENBLAD NILS E) 10 February 1953 (1953-02-10) the whole document -----	1-6, 12-14
X	US 6 430 805 B1 (EKMEKJI ALEC ET AL) 13 August 2002 (2002-08-13) column 4, line 17 - line 65; figure 3 -----	1-6, 12-14
A	US 5 995 055 A (MILROY ET AL) 30 November 1999 (1999-11-30) cited in the application the whole document -----	1,2
A	US 6 075 494 A (MILROY ET AL) 13 June 2000 (2000-06-13) cited in the application the whole document -----	1,2

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

& document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
9 June 2006	19/06/2006
Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Moumen, A

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No PCT/US2006/005222	
---	--

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 2628311	A	10-02-1953		NONE		
US 6430805	B1	13-08-2002	DE DE EP ES JP JP WO	69911576 D1 69911576 T2 1046197 A1 2205933 T3 3559243 B2 2002529999 T 0028620 A1		30-10-2003 24-06-2004 25-10-2000 01-05-2004 25-08-2004 10-09-2002 18-05-2000
US 5995055	A	30-11-1999	DE DE EP IL JP JP WO	69811046 D1 69811046 T2 0922312 A1 128778 A 2000501595 T 3245182 B2 9900869 A1		06-03-2003 14-08-2003 16-06-1999 25-07-2002 08-02-2000 07-01-2002 07-01-1999
US 6075494	A	13-06-2000	DE DE EP IL JP JP WO	69800918 D1 69800918 T2 0928503 A1 128706 A 2000505991 T 3289833 B2 9900871 A1		19-07-2001 28-03-2002 14-07-1999 23-12-2001 16-05-2000 10-06-2002 07-01-1999