### **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau




#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : G06F 1/00	<b>A1</b>	(11) International Publication Number: WO 98/50842  (43) International Publication Date: 12 November 1998 (12.11.98)
(21) International Application Number: PCT/US  (22) International Filing Date: 29 April 1998 (		(81) Designated States: JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
(22) International Filing Date: 29 April 1998 (20)  (30) Priority Data: 08/848,963 2 May 1997 (02.05.97)		Published  With international search report.
(71) Applicant: PHOENIX TECHNOLOGIES LTD. [US/ East Plumeria Drive, San Jose, CA 95134 (US).	US]; 4	1
(72) Inventors: VU, Son, Trung; 5171 McFadden Avenue, ton Beach, CA 92649 (US). PHAN, Quang; 13281 Drive, Tustin, CA 92782 (US).		
(74) Agent: GESS, Albin, H.; Price, Gess & Ubell, Suite 2 S.E. Main Street, Irvine, CA 92614 (US).	250, 210	00

#### (54) Title: METHOD AND APPARATUS FOR SECURE PROCESSING OF CRYPTOGRAPHIC KEYS

#### (57) Abstract

A method and apparatus for secure processing of cryptographic keys, wherein a cryptographic key stored on a token is processed in a secure processor mode using a secure memory. A main system processor is initialized into a secure processing mode, which cannot be interrupted by other interrupts, during a power—on sequence. A user enters a Personal Identification Number (PIN) to unlock the cryptographic key stored on the token. The cryptographic key and associated cryptographic program are then loaded into the secure memory. The secure memory is locked to prevent access to the stored data from any other processes. The user is then prompted to remove the token and the processor exits the secure mode and the system continues normal boot—up operations. When an application requests security processing, the cryptographic program is executed by the processor in the secure mode such that no other programs or processes can observe the execution of the program. Two–factor authentication is thus obtained without the need for any additional hardware.



#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
$\mathbf{BE}$	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
$\mathbf{BF}$	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	$\mathbf{UG}$	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	$\mathbf{U}\mathbf{Z}$	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	$\mathbf{PL}$	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania	ia	
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

## METHOD AND APPARATUS FOR SECURE PROCESSING OF CRYPTOGRAPHIC KEYS

#### **BACKGROUND OF THE INVENTION**

## 1. Field of the Invention

5

15

20

25

The present invention relates generally to the field of computer security and more particularly, to a method and apparatus for secure processing of cryptographic keys.

#### 2. Description of Related Art

Computer security concerns are prompting users to take extraordinary measures to protect confidential information. Computer systems employ various types of access restrictions to insure that only authorized users can gain access to the system resources. Complex encryption and decryption algorithms are used to protect confidential information from being intercepted and decoded while being sent over public networks. Furthermore, new techniques such as digital signatures, digital envelopes, certification, authentication and non-repudiation are being used to authenticate users, allow privileged access, and to promote secure online electronic commerce. All these techniques require some form of "secret" information, called "keys," in order to secure the information. The secret keys used to secure data, allow access, authenticate users, etc. are collectively referred to as "cryptographic keys." These cryptographic keys, to be most effective, should be handled in a secure environment so that security breaching processes cannot discover the "secret" information. Cryptography techniques are discussed generally in Applied Cryptography, 2<sup>nd</sup> Edition, Bruce Schneier, John Wiley & Sons, Inc. (1996), herein incorporated by reference.

For example, one method of remote user access involves the use of a secret key stored on a token and is known as challenge/response identification. The token may consist of any type of removable storage device, such as a floppy disk, a Fortezza card, PCMCIA card, smart card, or even a "virtual" smart card which exists only in software.

15

20

Physical possession of the token allows the user to access the remote server. In this scheme, the host sends a random number to the user as a *challenge*. The user returns a *response* based on a mathematical calculation on the *challenge* and a secret key known to both parties. By independently performing the same calculation at both ends, the identity of the user may conclusively be determined. The secret key itself is never transmitted, eliminating the possibility of it being captured on the public network.

Processing the *response* and the secret key on the user's computer, however, creates security problems. The user may observe the secret key and validation program and copy the secret key and/or validation program. Other software running on the computer may also observe and copy the secret information. Thus, the secret key and validation program should be processed in a secure environment which cannot be tampered with or observed by the user or other computer processes.

In order to protect the secret key and validation program from tampering, the preferred method has been to use smart cards. Each smart card is a credit card sized plastic card which has a special type of embedded integrated circuit. The integrated circuit holds information in electronic form and processes the information within the confines of the card. Since the secret key and any necessary encryption/decryption algorithms or validation programs are processed within the smart card, outside processes cannot observe the secret information. The internal processing of the smart card is not even viewable by the user. Smart cards typically consist of the following components:

- ♦ a microprocessor (usually 8-bit)
- ◆ EEPROM (usually 8 to 32Kbit)
- 25 ♦ an on-chip operating system
  - embedded cryptographic software (implementing either DES, zero-knowledge, or RSA algorithm)
  - a secret key encrypted with a permanent PIN preprogrammed into the EEPROM
- The smart card provides a secured environment for storage and processing of the secret key because all operations based on the secret key are performed within its

15

20

25

boundary. The secret key or cryptographic algorithms are thus never exposed to the outside world, and therefore cannot be observed by unauthorized users. Smart cards have been used to implement not only password validation schemes, but also encryption/decryption algorithms, user authentication, and non-repudiation methods. Any application which requires some secret information in order to process data can be adapted to take advantage of a smart card's secure processing environment. The physical smart card scheme, however, is expensive and cumbersome because each user must have a physical smart card and a smart card reader in order to gain system access. Smart card readers currently cost about \$100 each in small quantities, and the smart cards themselves cost between \$6 to \$8 per card. Installing physical smart card readers in each computer could represent a significant expense for even a small implementation.

Recognizing the costs associated with implementing physical smart card authentication systems, several companies have proposed using "virtual smart cards." As currently implemented, a virtual smart card exists in software, and runs as an application. The secret key is usually stored on a hard drive or a floppy disk and is protected by a Personal Identification Number (PIN). Thus, any machine which has the virtual smart card software and associated PIN can access the remote system. The problem with this approach, however, is that the processing of the secret key is done in the "open" - i.e. the secret key is read into the system memory and unlocked in an "open" mode. This makes the key and its processing susceptible to tampering by other processes running on the same system.

It would therefore be desirable to have a computer security system in which cryptographic keys, algorithms, and associated programs are stored and processed in a secure processing environment, which cannot be accessed by other system processes or observed by the user. It would also be desirable for the security system to use existing hardware, without requiring any additional peripheral devices.

## **SUMMARY OF THE INVENTION**

The present invention is a method and apparatus for secure storage and processing of cryptographic keys using a secure processor mode and an associated

WO 98/50842 PCT/US98/08374

secure memory. A processor is initialized into a secure processing mode which cannot be interrupted by other interrupts. The associated secure memory cannot be accessed by any other processes, when the processor is not in the secure processing mode. During runtime, when the processor enters the secure processing mode, the operating system is suspended.

A cryptographic key, stored in an encrypted form, resides on a removable storage device, such as a floppy disk, CD-ROM, dongle, etc.. The system reads the cryptographic key from the removable storage device into the secure memory only when the system has entered the secure processor mode. Any required cryptographic programs, which may be stored in the system BIOS, are also loaded into the secure memory when the processor is in the secure mode. The secure memory is locked, if necessary, to prevent other processes from accessing the stored data. Once the key and program are loaded into the secure memory, the user is prompted to remove the removable storage device and the processor exits the secure mode. Thus, the loading of the key and program into the secure memory is invisible to the operating system and other processes.

The user may be required to enter a PIN to unlock the secret key stored in the secure memory. By loading the secret key into the secure memory, and unlocking the key with the PIN, the system has the same functionality as a physical smart card. Applications can request cryptographic services, as if a physical smart card is attached to the system. Each time an application requests a cryptographic service, the processor enters the secure processor mode to perform the required operations. Thus, the storage and processing of the secret key is transparent to the operating system and other processes. To clear the key, the user can request the system to clear the secure memory.

25

30

20

5

10

15

As described herein, the system enters the secure processor mode to load the secret key and required cryptographic programs into the secure memory. The system may enter the secure mode to load and process the key and required cryptographic programs at any time during run-time, or at boot-time. However, the processor does not have to be in the secure mode during boot-time in order to load or process the key, since

key; and

15

20

25

30

no other processes are running. Secure processing of the cryptographic key is thus obtained without the need for any additional hardware.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The exact nature of this invention, as well as its objects and advantages, will become readily apparent from consideration of the following specification as illustrated in the accompanying drawing, and wherein:

Figure 1 is a flowchart showing a power-on sequence utilizing the present invention;

Figure 2 is a flowchart illustrating the run-time processing of the present invention;

Figure 3 is a flowchart illustrating a preferred method of validating a user's Personal Identification Number (PIN);

Figure 4 is a flowchart illustrating a run-time loading of the secret

Figure 5 is a block diagram illustrating the apparatus of the present invention.

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

The following description is provided to enable any person skilled in the art to make and use the invention and sets forth the best modes contemplated by the inventor for carrying out the invention. Various modifications, however, will remain readily apparent to those skilled in the art, since the basic principles of the present invention have been defined herein specifically to provide a method and apparatus for secure processing of cryptographic keys.

The present invention uses a special secure processing mode to process a cryptographic key provided on a token and an associated special secure memory area which is transparent to the operating system. One example of a secure mode is the System Management Mode (SMM) of the Intel x86 (80386 and later) processor architecture, and compatible processors. The associated memory is

15

20

25

30

known as the System Management RAM (SMRAM). The processor's System Management Mode (SMM) and the System Management RAM (SMRAM) are both transparent to the operating system and its applications. The cryptographic key and algorithms, once stored into SMRAM, can be used during SMM such that both the cryptographic key and its processing are never exposed. This method and apparatus thus provides secure cryptographic key processing without the need for expensive smart card hardware, and is more secure than virtual smart card processing.

A preferred embodiment of the present invention will now be described with reference to Fig. 1. The following description of the preferred embodiment applies to the power-on sequence of a computer system. Since there is no operating system loaded during the power-on sequence, the cryptographic key and programs can be loaded without any other processes observing their contents, so entering SMM is not strictly necessary. The present invention may be used at other stages of system operation by invoking the SMM without departing from the scope of the invention.

At step 1, a computer system is powered on and the System Management Mode (SMM) of an Intel x86 (80386 or later) processor is initialized at step 2. At step 3, a determination is made whether the "token" is attached to the computer system. The "token" may include any type of removable physical storage device, such as a magnetic strip, PCMCIA card, floppy disk, CD-ROM or any other similar removable storage device. The token contains the cryptographic key and any other information which is needed by the cryptographic program. Unlike a physical smart card, though, the token does not need to contain its own processor and accompanying hardware, since the processing will take place in the main system processor in a secure mode. Thus, these removable storage devices are much less expensive than physical smart cards.

If the token is not present in the system, a normal system boot-up continues at step 10 and the system will not have any smart card functionality. Otherwise, a user's personal identification number (PIN) is verified at step 4. By requiring a PIN in addition to the token, the present invention thus implements "two factor authentication" which provides more security than single password

15

20

25

30

schemes. The two "factors" used in this method are the user's PIN and the secret cryptographic key. By requiring both factors, the risk of a security breach is greatly reduced. The present invention may also be implemented without requiring a PIN, but the security benefits would accordingly be reduced. If the user's PIN is not valid at step 5, the normal system boot-up continues at step 10 and the system will not have any smart card functionality.

Once the user's PIN is verified, the cryptographic key stored on the token is loaded into the System Management RAM (SMRAM). A cryptographic program and any other data or information which may be required for the cryptographic processing are also loaded into the SMRAM at step 6. It is not critical where the cryptographic program and associated algorithms are stored initially, provided that they have not been altered. The algorithms initially can be stored on the BIOS flash ROM or even a floppy disk. In the preferred embodiment, the cryptographic programs and algorithms are loaded in the system BIOS.

The SMRAM is then locked at step 7 which prevents any other processes from accessing the data stored in the SMRAM. Other architectures or hardware solutions may not require the additional locking step, if the memory by design can only be accessed during the secure processor mode. Since moving the cryptographic key and associated algorithms are done at boot time, the cryptographic process is safe from tampering by other processes (there are no other processes running at this time). Further, the SMRAM is locked and hidden by the chipset before the operating system is loaded, making the SMRAM's contents tamper-proof from the operating system. Thus the System Management Mode provides a secure processing environment, similar to a physical smart card, but without requiring any additional hardware, or the expense of a physical smart card.

The user is asked to remove the physical token at step 8 to insure system integrity. Once the token has been removed (step 9), the normal system boot procedures continue at step 10. The cryptographic key is never visible to the user and is not visible to any security breaching processes which may be running on the computer system. Thus, the present invention provides the security features

10

15

20

25

30

associated with physical smart cards, without the associated costs. The processing of the cryptographic key can be done during the power-on sequence if desired. However, in the preferred embodiment, the processing does not occur until an application program requests the security services in order to mimic the functionality of a smart card.

The run-time processing of a preferred embodiment of the present invention is illustrated in Fig. 2. At step 20, an application program which needs to access a secure computer system or network, such as a remote server, invokes the Security Services routine of the present invention. The Security Services routine in turn invokes a software System Management Interrupt (SMI) at step 21. The SMI is the highest level interrupt mode in the Intel x86 architecture and cannot be interrupted by other interrupts. The SMI initializes the system processor into SMM. Once the processor is in SMM, a software SMI handler invokes the security function at step 22. The security function accesses the cryptographic key and programs stored in the SMRAM at step 23. The processor executes the requested security processing in the SMM. This processing may include encryption/decryption of documents, processing secret keys for password validation, user authentication, etc. Once the processing is complete, the processor exits the SMM at step 24, and normal system operation continues at step 25. The appropriate cryptographic information is provided to the application program at step 25. The entire processing has occurred in a secure mode and a secure memory area which are not visible to the applications previously running on the processor. Also, the application program is unaffected by the absence of a physical smart card.

To further illustrate the present invention, consider a typical virtual smart card application which has been modified to take advantage of the present invention. A user may log onto a remote server using a software application program. The remote server may issue a *challenge*, and expect an appropriate *response* before allowing the user access. Upon receiving a *challenge* from the remote server, the user invokes a response calculator program to calculate a *response* to return to the remote server. The response calculator program passes the *challenge* string to the main system processor via a soft SMI (steps 20, 21). At

this point, SMM takes over and the entire operating system and its applications are put into a "sleep mode." The operations to calculate the *response* based on the cryptographic key and the *challenge* are then performed (steps 22, 23). The *response* is delivered to the response calculator program and the operating system is resumed (step 25). The response calculator program sends the *response* to the remote server to complete the authentication process. The operating system is entirely unaware of the response calculation process and thus not able to interfere with it.

The above description of Figures 1 and 2 assume that the cryptographic key and program are loaded into the secure memory during boot time, and are processed later during system operation. The cryptographic key and program may also be loaded after the system has already booted, as long as the loading is done in the secure mode, i.e. SMM. Also, the cryptographic key and program may be loaded at different times. The program may be loaded during boot time, and the key at a later time. This implementation would be useful for computers which have multiple users and thus multiple keys, wherein all the keys rely on the exact same processing algorithm. The algorithm could be loaded at boot time, and the keys loaded later, as each user requests security services. Those skilled in the art will appreciate that numerous possible variations of loading and processing the cryptographic keys and programs are possible, which are within the scope of the present invention, as long as the loading and processing are performed in the secure processor mode using the secure memory.

10

20

25

30

In Fig. 1, the user enters a PIN during the power-on sequence to unlock the secret cryptographic key. By requiring the PIN to be entered before the operating system has loaded, other programs cannot intercept the PIN. Alternatively, the present invention may be implemented without requiring a PIN, although the security benefits are reduced. Also, a PIN can be required at various stages of processing, even after the operating system has loaded, if desired. For example, in certain applications, a token may be used after the system has booted. In this case, the PIN is entered and is passed to the SMM process, along with the cryptographic data and programs, via a soft SMI. The operating system is put into a "sleep mode" while the cryptographic key is processed.

15

20

25

30

A preferred embodiment of the PIN verification method (step 4) used during the power-on sequence is illustrated in Fig. 3. The PIN verification process starts at step 30, and reads an encrypted key stored on a token. The user is prompted to enter a PIN number at step 32. The PIN is then used to decrypt the key at step 33. A hash function is used to generate a digest of the key at step 34. A hash function is a keyless mathematical function which produces a fixed-length representation of the key as output. Examples of hash functions include MD5, SHA, and RIPEMD-160. The digest produced by the hash function in step 34 is compared with a copy of a digest stored in the system BIOS. The results of the comparison are returned at step 36. If the digests match, the PIN is verified at step 5 of Fig. 1. Once the PIN is verified, the contents of the token can then be loaded in the SMRAM. Thus, the PIN verification step adds another layer of system security to prevent unauthorized access, even if someone has stolen the token.

Figure 4 illustrates an example of the present invention wherein the secret key is loaded after the system has already booted. It is assumed that during the boot sequence, the necessary cryptographic program has already been loaded into the SMRAM. This embodiment is useful, as described above, in situations where the same cryptographic algorithm is used by different users having different secret keys. A user's application program requests the user to enter a PIN at step 41, and invokes an SMI. The processor enters SMM and the user is requested to insert the token (removable storage device) at step 42. An encrypted key stored on the token is loaded into the SMRAM at step 43, and the encrypted key is decrypted at step 44 using the PIN. The key is processed using a hash function to generate a digest at step 45. The hashed digest is compared to a digest stored in the BIOS at step 46. If the digests match, the PIN is verified at step 47 and the key is loaded into the SMRAM at step 48. If the PIN is not verified, the key will not be loaded into the SMRAM. The user is prompted to remove the token at step 49, to insure system security, and then the processor exits SMM at step 50. The present invention is now ready to process any security service requests which a current user's applications may need. Alternately, the cryptographic processing could be immediately performed between steps 48 and 49, if desired.

10

15

20

25

30

Figure 5 is a block diagram of an apparatus of the present invention. A computer system 60 contains a central processing unit (CPU) 64 which has a secure processing mode which cannot be interrupted by other interrupts. The CPU 64 has an interrupt line 641 upon which an secure mode interrupt initializes the CPU 64 into the secure mode. A secure memory 66 is connected to the CPU 64, and can only be accessed by the CPU 64 when the CPU 64 is in the secure processing mode. A main system memory 68 is also connected to the CPU 64 and is used by the operating system and application programs. A system BIOS 62 stores a hashed digest 621 of a PIN, which is compared to a digest calculated from a PIN entered by a user via the keyboard 70. A token reader 72 reads the cryptographic key, data and programs stored on a token 74. The token reader 72 may include a sensor to detect the presence or absence of the token 74. The operation of the apparatus of the present invention is as described above in connection with the method of the present invention and the associated flow charts.

Note that this invention is applicable to the storage and processing of any type of cryptographic key. The cryptographic key could be a cryptographic key in the symmetric key system or a private key as used in the Public Key Cryptography System. Through this invention, the secured processing facility of smart cards is achieved without the expense of actually employing physical smart cards. It can be used to improve the security of virtual smart cards as well as any other application that uses only software to process and store the cryptographic key.

While the preferred embodiment has been described herein with reference to the Intel x86 compatible architecture (80386 and later), the present invention is applicable to any processor architecture which has a secure processing mode which cannot be interrupted by other interrupts and has a secure memory area which can only be accessed while the processor is in the secure processing mode. Most known processors have a highest level interrupt level which can satisfy the first requirement, and the memory requirement can be met be proper design of the chip-sets or logic external to the processor.

Those skilled in the art will appreciate that various adaptations and modifications of the just-described preferred embodiments can be configured

without departing from the scope and spirit of the invention. Therefore, it is to be understood that, within the scope of the appended claims, the invention may be practiced other than as specifically described herein.

## <u>CLAIMS</u>

## What Is Claimed Is:


1	1. A method for secure processing of cryptographic keys using a main
2	system processor having a secure processor mode, comprising the steps of:
3	loading a cryptographic key, cryptographic program, and any other
4	required cryptographic data into a secure memory during a secure processor
5	mode or during a power-on initialization sequence; and
6	executing the cryptographic program in the secure processor mode or
7	during the power-on initialization sequence using the cryptographic key stored
3	in the secure memory.
l	2. The method of Claim 1, wherein the secure memory can only be
2	accessed by the processor while the processor is in the secure processor mode.
l	3. The method of Claim 2, wherein the secure processor mode is a highest
2	interrupt processing mode which cannot be interrupted by other processor interrupts.
1	4. The method of Claim 1, wherein the step of loading is performed
2	during a power-on initialization sequence, and the step of executing is performed after
3	an operating system has loaded.
l	5. The method of Claim 4, wherein the cryptographic program and data
2	are loaded during a power on initialization sequence, and the cryptographic key is
3	loaded during a secure processor mode initialized after an operating system has
1	loaded.
1	6. The method of Claim 3, further comprising the step of:
2	verifying a personal identification number (PIN), before loading the
3	cryptographic key into the secure memory.

1	7.	The method of Claim 5, further comprising the step of:
2	1	ocking the secure memory, if required by a system architecture to
3	prevent	other processes from accessing the secure memory, after the step of
4	loading	the cryptographic program during the power on initialization
1	8.	The computer password security method of Claim 3, wherein the
2	processor is an	Intel 386 family compatible processor, or later x86 model processor,
. 3	and the secure p	processor mode is a System Management Mode (SMM).
1	9.	The method of Claim 8, wherein the secure memory is a System
2	Management R	andom Access Memory (SMRAM), and the step of initializing the
3	processor comp	rises the step of invoking a System Management Interrupt (SMI).
1	10.	The method of Claim 6, wherein the step of verifying a PIN comprises
2	the steps of:	
3	ı	reading an encrypted key from the token;
4	r	requesting a user to enter a PIN;
5	C	decrypting the key using the PIN;
6	I	performing a hash function on the decrypted key to generate a digest;
7	and	
8	C	comparing the generated digest with a digest stored in a system BIOS.
1	11.	A method for secure processing of cryptographic keys using a main
2	system processo	or, comprising the steps of:
3	•	verifying a user's personal identification number (PIN);
4	1	oading a cryptographic program, and any other required cryptographic
5	data stor	red on a token into a secure memory, if the user's PIN is verified;
6	1	ocking the secure memory, if required by a system architecture to
7	prevent	other processes from accessing the secure memory, after loading the
8	cryptogi	raphic program and any other data; and
9	e	exiting the secure processor mode and continuing a normal boot-up
10	procedu	re.

12. The method of Claim 11, wherein a cryptographic key is loaded into 1 2 the secure memory during a secure processor mode initialized after an operating 3 system has been loaded. 1 The method of Claim 11, wherein a cryptographic key is loaded into 13. 2 the secure memory along with the cryptographic program and other data, before an 3 operating system is loaded. 1 14. The method of Claim 11, further comprising the step of: 2 determining if the token is available before verifying the user's PIN. 1 15. The method of Claim 14, wherein the step of verifying a PIN 2 comprises the steps of: 3 reading an encrypted key from the token; 4 requesting a user to enter a PIN; 5 decrypting the key using the PIN; 6 performing a has function on the decrypted key to generate a digest; 7 and 8 comparing the generated digest with a digest stored in a system BIOS. 1 16. The method of Claim 11, wherein the secure memory can only be 2 accessed by the processor while the processor is in the secure processor mode. 1 17. The method of Claim 16, wherein the secure processor mode is a 2 highest interrupt processing mode which cannot be interrupted by other processor 3 interrupts. 1 18. The method of Claim 11, wherein the processor is an Intel 386 family 2 compatible processor, or later x86 processor, and the secure processor mode is a 3 System Management Mode (SMM). 1 19. The method of Claim 18, wherein the secure memory is a System 2 Management Random Access Memory (SMRAM), and the step of initializing the 3 processor comprises the step of invoking a System Management Interrupt (SMI).

1	20. The method of Claim 12, wherein when security services are requested
2	by an application, the processor is initialized into the secure mode, an operating
3	system is placed into a sleep mode, and the cryptographic program is executed.
1	21. A secure processing apparatus for secure processing of cryptographic
2	keys, the apparatus comprising:
3	a main system processor having a secure processor mode;
4	a secure memory which can only be accessed by the processor while
5	the processor is in the secure processor mode; and
6	a cryptographic key, program, and associated data stored on a token,
7	wherein the cryptographic key, program and associated data are stored in the
8	secure memory during a power-on initialization or a secure processor mode,
9	and wherein the cryptographic key, program and associated data are
10	processed by the processor during a power-on initialization or a secure
11	processor mode.
1	22. The secure processing apparatus of Claim 21, wherein the secure
2	processor mode is a highest interrupt processing mode which cannot be interrupted by
3	other processor interrupts.
1	23. The secure processing apparatus of Claim 22, further comprising:
2	token determination means for determining if the token is available
3	before loading the cryptographic key and program into the secure memory.
1	24. The computer password processing apparatus of Claim 23, further
2	comprising:
3	personal identification number (PIN) verification means for verifying a
4	user's PIN after determining that the token is available and before loading the
5	cryptographic key and program.
1	25. The computer password processing apparatus of Claim 24, wherein the
2	processor is an Intel 386 family compatible processor, or later x86 processor, and the
3	secure processor mode is a System Management Mode (SMM)

1	26. The computer password validation method of Claim 25, where	in the
2	secure memory is a System Management Random Access Memory (SMRAM	l), and
3	the processor is initialized into the System Management Mode (SMM) by invo	king a
4	System Management Interrupt (SMI).	
1	27. The secure processing apparatus of Claim 24, wherein th	e PIN
2	verification means comprises:	-
3	reading means for reading an encrypted key stored on a token;	
4	PIN request means for requesting a user to enter a PIN;	
5	decryption means for decrypting the key using the PIN;	
6	hash function calculation means for calculating a hash function	of the
7	decrypted key to generate a digest; and	
8	comparing means for comparing the generated digest with a	digest
9	stored in a system BIOS.	
1	28. The secure processing apparatus of Claim 23, further comp	orising
2	locking means for locking the memory if required by a system architecture to p	revent
3	other processes from accessing the secure memory.	









FIG. 3







#### INTERNATIONAL SEARCH REPORT

Into ational Application No

PCT/US 98/08374 a. classification of subject matter IPC 6 G06F1/00 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 6 G06F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Category <sup>5</sup> Citation of document, with indication, where appropriate, of the relevant passages Ε WO 98 19243 A (MYSPACE AB ; WETTERGREN 11,12 CHRISTIAN (SE)) 7 May 1998 see abstract; figures 1,3 see page 8, line 8 - page 16, line 4 WO 95 24696 A (INTEGRATED TECH AMERICA Υ 1,2,4-6, 21,23,24 ; MOONEY DAVID M (US); WOOD DAVID E (US); K) 14 September 1995 see the whole document 12,14,16 Α Y US 5 615 263 A (TAKAHASHI RICHARD J) 25 1,2,4-6,March 1997 21,23,24 see abstract; figure 4 -/-χl Further documents are listed in the continuation of box C. Patent family members are listed in annex. Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention filing date cannot be considered novel or cannot be considered, to "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-"O" document referring to an oral disclosure, use, exhibition or ments, such combination being obvious to a person skilled in the art. "P" document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of theinternational search Date of mailing of the international search report 20 August 1998 27/08/1998

1

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016

Authorized officer

Powell, D

# INTERNATIONAL SEARCH REPORT

Int tional Application No
PCT/US 98/08374

	tion) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	GB 2 259 166 A (INTEL CORP) 3 March 1993  see abstract; figure 2 see page 2, paragraph 3 see page 8, paragraph 3	3,8,9, 17-20, 22,25,26
A	WO 93 17388 A (CLARK PAUL C) 2 September 1993	-

1

# INTERNATIONAL SEARCH REPORT

Information on patent family members

Intensional Application No
PCT/US 98/08374

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
WO 9819243 A	07-05-1998	AU 4890197 A	22-05-1998
WO 9524696 A	14-09-1995	US 5610981 A AU 2092695 A CA 2183759 A CN 1146813 A EP 0748474 A	11-03-1997 25-09-1995 14-09-1995 02-04-1997 18-12-1996
US 5615263 A	25-03-1997	NONE	
GB 2259166 A	03-03-1993	DE 4228754 A FR 2681963 A HK 170895 A JP 2753781 B JP 5233325 A US 5274826 A	04-03-1993 02-04-1993 17-11-1995 20-05-1998 10-09-1993 28-12-1993
WO 9317388 A	02-09-1993	AU 3777593 A US 5448045 A	 13-09-1993 05-09-1995