



- (51) International Patent Classification:  
*G05F 3/02* (2006.01)     *G05F 1/565* (2006.01)
- (21) International Application Number:  
PCT/US2012/029444
- (22) International Filing Date:  
16 March 2012 (16.03.2012)
- (25) Filing Language: English
- (26) Publication Language: English
- (72) Inventor; and
- (71) Applicant : TSENG, Richard Y. [US/US]; 14889 NW Sophie Court, Portland, Oregon 97229 (US).
- (74) Agents: MUGHAL, Usman A. et al.; Blakely, Sokoloff, Taylor & Zafman, 1279 Oakmead Parkway, Sunnyvale, California 94085-4040 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,

HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**


— of inventorship (Rule 4.17(iv))

**Published:**

— with international search report (Art. 21(3))

WO 2013/137910 A1

(54) Title: A LOW-IMPEDANCE REFERENCE VOLTAGE GENERATOR



(57) Abstract: Described herein is an apparatus and system of a low-impedance reference voltage generator. The apparatus comprises: a voltage-control loop including a first transistor to provide an output voltage; and a current-control loop to sense current through the first transistor, relative to a reference current. The node having the output voltage is a low-impedance node.

## A LOW-IMPEDANCE REFERENCE VOLTAGE GENERATOR

### BACKGROUND

[0001] Circuits that provide low-impedance reference voltages have high power consumption. For example, at a supply voltage of 1V, traditional low-impedance reference generators can consume more than 5mA to provide a low-impedance reference voltage. Today's computers and analog circuits operate at low supply voltages and are preferred to have low power consumption and size, which makes the use of traditional low-impedance reference generators a challenge.

### BRIEF DESCRIPTION OF THE DRAWINGS

[0002] Embodiments of the disclosure will be understood more fully from the detailed description given below and from the accompanying drawings of various embodiments of the disclosure, which, however, should not be taken to limit the disclosure to the specific embodiments, but are for explanation and understanding only.

[0003] **Fig. 1** is a circuit of a low-impedance reference voltage generator, according to one embodiment of the disclosure.

[0004] **Fig. 2** is a schematic showing details of the circuit of **Fig. 1**, according to one embodiment of the disclosure.

[0005] **Fig. 3** is an input-output (I/O) system using the low-impedance reference voltage generator, according to one embodiment of the disclosure.

[0006] **Fig. 4** is a circuit of a low-impedance reference voltage generator, according to another embodiment of the disclosure.

[0007] Fig. 5 is a system-level diagram of a smart device comprising a processor with the low-impedance reference voltage generator, according to one embodiment of the disclosure.

#### **DETAILED DESCRIPTION**

[0008] Providing low-impedance reference voltages at low power consumption is a well known challenge. The embodiments herein relate to an apparatus and system of a low-impedance reference voltage generator which consumes substantially less power consumption compared to traditional reference generators.

[0009] The embodiments described herein use the trans-conductance of output transistors to achieve low output impedance. In one embodiment, with a high trans-conductance to current ratio ( $g_m:I_d$ ), quiescent current is decreased in the output transistors of the low-impedance reference generator compared to traditional voltage generators. A high  $g_m:I_d$  ratio would be approximately 15:1 for n-channel or p-channel metal-oxide-semiconductor (NMOS/PMOS) devices and a low  $g_m:I_d$  ratio would be approximately 6:1. The  $g_m:I_d$  ratio for bipolar junction transistors (BJT) at room temperature is fixed at approximately 40:1.

[0010] In the embodiments discussed herein, a current-sense and current-control loop is applied in addition to voltage-control loop to provide a low-impedance reference voltage. The current-control loop discussed herein fixes the quiescent current through the output transistors, decoupling them from the value of the bias voltage. In the embodiments discussed herein, common-source (or common-emitter) transistors are used in the current-control loop to avoid the limited output range issues observed in traditional push-pull based source-follower (or emitter-follower)

reference voltage circuit topologies, resulting in a wide output voltage range. For example, the output voltage range is approximately 600mV for the circuit discussed herein when it is designed in a process with a 1V power supply voltage. In contrast, the output voltage range of a push-pull stage designed in a process with a 1V supply voltage has an output range of approximately 300mV. The common-source transistor discussed herein also provides the means to control/adjust the quiescent current.

**[0011]** In one embodiment, the apparatus comprises: a voltage-control loop including a first transistor to provide an output voltage; and a current-control loop to sense the current through the first transistor, relative to a reference current. In one embodiment, the current-control loop comprises a second transistor, coupled in series with the first transistor, the second transistor to provide the constant current through the first and second transistors.

**[0012]** In one embodiment, the apparatus comprises a first capacitor with a first node coupled to an output of a second amplifier of the current-control loop and the input of the second transistor, and a second node coupled to a terminal of the first transistor and the second transistor. In one embodiment, the apparatus further comprises: a second capacitor with a first node coupled to an output of a first amplifier of the voltage-control loop, and a second node coupled to a supply node or ground. In one embodiment, the first transistor is a source-follower (or emitter-follower), and wherein the second transistor is a common-source (or common-emitter transistor).

**[0013]** In one embodiment, the first amplifier is operable to provide an output voltage relative to a reference voltage, via the first transistor coupled to the first amplifier. In one embodiment, the second amplifier is operable to generate an input signal for the second transistor, coupled in series with the first transistor, the second

transistor to provide constant current through the first and second transistors, relative to a reference current.

**[0014]** In one embodiment, the first capacitor with the first node is coupled to an output of the second amplifier and input of the second transistor. In one embodiment, the second node of the first capacitor is coupled to a terminal of the first transistor and a terminal of the second transistor, wherein the second node of the first capacitor is coupled to an input of the first amplifier, the second node of the first capacitor providing a reference voltage. In one embodiment, the first node of the second capacitor is coupled to an output of the first amplifier and an input of the first transistor, wherein the second capacitor has a second node coupled to a supply node or ground.

**[0015]** In one embodiment, the apparatus further comprises a first resistor with a first node coupled to a first input of the second amplifier and a terminal of the first transistor. In one embodiment, the apparatus further comprises a second resistor with a first node coupled to a second input of the second amplifier and a reference current generator that provides the reference current.

**[0016]** In one embodiment, the system comprises: a processor having a reference generator according to the apparatus described herein; and a wireless antenna to communicatively link the processor to a wireless network. In one embodiment, the reference generator is operable to provide at least one of: a common mode voltage to termination resistors of an input-output (I/O) receiver, a reference voltage for an I/O transmitter, or a reference voltage for an analog circuit. In one embodiment, the I/O receiver is a PCIe I/O receiver that meets the specification described in the Peripheral Component Interconnect Express (PCIe) Base Specification, for example, the Peripheral Component Interconnect Express (PCIe)

Base Specification Revision 3.0, Version 0.9, Aug. 10, 2010. In one embodiment, the system further comprises a display unit which is a touch screen.

**[0017]** The technical effects of the embodiments discussed herein are many. For example, the embodiments of the low-impedance reference voltage generator discussed herein provide a common mode (CM) return loss of -6dB over zero to 4GHz frequency range and a -3dB above 4GHz. The low-impedance reference generator discussed herein provides a low-impedance reference voltage at less than half of the power consumption of traditional low-impedance reference voltage generators.

**[0018]** For example, the low-impedance reference generator discussed herein, consumes 2mA compared to more than 5mA consumed by traditional low-impedance reference voltage generators. That the low-impedance reference voltage generator discussed herein provides a wide output voltage range and constant quiescent power consumption over process, temperature, and supply voltage (PVT) variations, as well as different output voltages, increases it's reusability for general purpose analog circuit design. Other technical effects are contemplated by the embodiments discussed herein.

**[0019]** In the following description, numerous details are discussed to provide a more thorough explanation of embodiments of the present disclosure. It will be apparent, however, to one skilled in the art, that embodiments of the present disclosure may be practiced without these specific details. In other instances, well-known structures and devices are shown in block diagram form, rather than in detail, in order to avoid obscuring embodiments of the present disclosure.

**[0020]** Note that in the corresponding drawings of the embodiments, signals are represented with lines. Some lines may be thicker, to indicate more constituent

signal paths, and/or have arrows at one or more ends, to indicate primary information flow direction. Such indications are not intended to be limiting. Rather, the lines are used in connection with one or more exemplary embodiments to facilitate easier understanding of a circuit or a logical unit. Any represented signal, as dictated by design needs or preferences, may actually comprise one or more signals that may travel in either direction and may be implemented with any suitable type of signal scheme.

**[0021]** Throughout the specification, and in the claims, the term "connected" means a direct electrical connection between the things that are connected, without any intermediary devices. The term "coupled" means either a direct electrical connection between the things that are connected, or an indirect connection through one or more passive or active intermediary devices. The term "circuit" means one or more passive and/or active components that are arranged to cooperate with one another to provide a desired function. The term "signal" means at least one current signal, voltage signal or data signal. The meaning of "a", "an", and "the" include plural references. The meaning of "in" includes "in" and "on".

**[0022]** As used herein, unless otherwise specified the use of the ordinal adjectives "first," "second," and "third," etc., to describe a common object, merely indicate that different instances of like objects are being referred to, and are not intended to imply that the objects so described must be in a given sequence, either temporally, spatially, in ranking or in any other manner. The term "substantially" herein refers to being within 10% of the target.

**[0023]** For purposes of the embodiments described herein, the transistors are metal oxide semiconductor (MOS) transistors, which include drain, source, gate, and bulk terminals. Source and drain terminals are identical terminals and are

interchangeably used herein. Those skilled in the art will appreciate that other transistors (Bi-polar junction transistors—BJT PNP/NPN, BiCMOS, CMOS, eFET, etc) may be used without departing from the scope of the disclosure. The terms “MN” herein indicates an n-type transistor (e.g., NMOS, NPN BJT, etc) and the term “MP” indicates a p-type transistor (e.g., PMOS, PNP BJT, etc).

**[0024]** **Fig. 1** is a circuit of a low-impedance reference voltage generator 100, according to one embodiment of the disclosure. In one embodiment, the low-impedance reference voltage generator 100 comprises: a voltage-control loop including a first transistor MN1 to provide an output voltage at node  $V_o$ . The voltage-control loop is indicated by the circuit loop formed from a first amplifier 101, the first transistor MN1, and the output voltage node  $V_o$ . In one embodiment, the low-impedance reference voltage generator 100 further comprises a current-control loop to sense current through the first transistor MN1, relative to a reference current  $I_{ref}$ . In one embodiment, the current-control loop comprises a second transistor MN2, coupled in series with the first transistor MN1, the second transistor MN2 to provide the constant current through the first and second transistors (MN1 and MN2 respectively). The current-control loop is indicated by the circuit loop formed from a second amplifier 102, the second transistor MN2, the first transistor MN1, and the voltage node  $V_o$ .

**[0025]** In one embodiment, the first transistor MN1 is a source-follower or emitter-follower, while the second transistor MN2 is a common-source or common-emitter transistor. The first and second amplifiers 101 and 102 respectively are single stage or multiple stage operational-amplifiers (OPAMPs). In one embodiment, the first and second amplifiers 101 and 102 minimize the voltage difference between  $V_o$  and  $V_{ref}$ , and the voltage difference between nodes 104 and 106, respectively. In one

embodiment, the transistors of first and second amplifiers are matched to cancel systematic errors caused by variations in process, temperature, and voltage (PVT).

**[0026]** In one embodiment, the low-impedance reference voltage generator comprises a first capacitor Cc2 with a first node 103 coupled to an output of the second amplifier 102 of the current-control loop. In this embodiment, the first node 103 of the first capacitor Cc2 is also coupled to the input of the second transistor MN2. The input of the second transistor MN2 is a gate terminal when the second transistor MN2 is an NMOS transistor. Likewise, the input of the second transistor MN2 is a base terminal when the second transistor MN2 is an NPN BJT transistor.

**[0027]** In one embodiment, a second node Vo of the first capacitor Cc2 is coupled to a terminal of the first transistor MN1. In this embodiment, the terminal of the first transistor MN1 which is coupled to the second node of the first capacitor Cc2 is the source terminal (when MN1 is an NMOS transistor) or emitter terminal (when MN1 is an NPN BJT transistor).

**[0028]** In one embodiment, the second terminal (coupled to output node Vo) of the first capacitor Cc2 is also coupled to a terminal of the second transistor. In this embodiment, the terminal of the second transistor MN2 which is coupled to the second node of the first capacitor Cc2 is the drain terminal (when MN2 is an NMOS transistor) or collector terminal (when MN2 is an NPN BJT transistor). In one embodiment, the second node (coupled to output node Vo) of the first capacitor Cc2 is coupled to an input of the first amplifier 101, the second node (coupled to output node Vo) providing the output low-impedance reference voltage. In this embodiment, the input of the first amplifier 101 which is coupled to output node Vo is the negative input of the first amplifier 101, while a reference voltage Vref is coupled to the

positive terminal of the first amplifier 101. In one embodiment, the first capacitor Cc2 has a capacitance in the range of 500fF to 1pF.

**[0029]** In one embodiment, the low-impedance reference voltage generator 100 further comprises a second capacitor Cb with a first node 107 coupled to an output of a first amplifier MN1 of the voltage-control loop, and a second node coupled to a supply node Vcc (or ground for **Fig. 4**). Referring back to **Fig. 1**, in one embodiment the first node 107 of the second capacitor Cb is coupled to an input of the first transistor MN1. The input of the first transistor MN1 is a gate terminal when the first transistor MN1 is an NMOS transistor. Likewise, the input of the first transistor MN1 is a base terminal when the first transistor MN1 is an NPN BJT transistor. In one embodiment, the second capacitor Cb has a capacitance around 1pF.

**[0030]** In one embodiment, the first amplifier 101 is operable to provide the output voltage Vo (interchangeably referred to as output node Vo) relative to a reference voltage Vref, via the first transistor MN1 coupled to the first amplifier 101. In one embodiment, the reference voltage Vref can be generated by any known source. For example, Vref may be generated by a bandgap circuit, a voltage divider, etc. Though the range of Vref is application specific, in a process with a 1V supply, a typical Vref may have a range from 50mV to 650mV.

**[0031]** In one embodiment, the second amplifier 102 is operable to cause a constant current, through the first transistor MN1, relative to the reference current Iref. In one embodiment, Iref is generated by any known current reference generator. In one embodiment, the second amplifier 102 is operable to generate an input signal 103 for the second transistor MN2, coupled in series with the first transistor MN1, the second transistor MN2 to provide the constant current through the first and second transistors MN1 and MN2 respectively.

**[0032]** In one embodiment, the low-impedance reference voltage generator 100 further comprises a first resistor 108 including a first node 104 coupled to a first input of the second amplifier 102 and a terminal of the first transistor MN1. In this embodiment, the terminal of the first transistor MN1 which is coupled to the first resistor 108 is the drain terminal 104 of MN1 (or collector terminal, when MN1 is a BJT). In one embodiment, the first input of the second amplifier 102 which is coupled to the terminal of the first transistor MN1 is a positive terminal of the second amplifier 102.

**[0033]** In one embodiment, the low-impedance reference voltage generator 100 further comprises a second resistor 109 including a first node 106 coupled to a second input of the second amplifier 102 and a reference current generator  $I_{ref}$  that provides the reference current. In this embodiment, the second input of the second amplifier 102 is a negative terminal of the second amplifier 102. In one embodiment, the second resistor 109 has a resistance  $NR_s$  which is a multiple of the first resistance  $R_s$  (of first resistor 108), where 'N' is an integer. In other embodiments, 'N' is a fraction.

**[0034]** While the embodiments herein show the first resistor 108 and second resistor 109 as discrete passive resistors, the first resistor 108 and second resistor 109 can be active devices. In one embodiment, the first resistor 108 and second resistor 109 are implemented as pass-gates with p-type transistors coupled in parallel to n-type transistors. In one embodiment, the first resistor 108 and second resistor 109 are implemented as n-type transistors. In one embodiment, the first resistor 108 and second resistor 109 are implemented as p-type transistors. In one embodiment, the n-type and p-type transistors forming the first resistor 108 and second resistor 109 have programmable resistance i.e., the n-type and p-type transistors can be turned on or off

in any combination to provide the desired resistance. In one embodiment, the first resistor 108 and second resistor 109 have resistance of 150 Ohms.

**[0035]** In the embodiments discussed herein, the first resistor 108 and second resistor 109 are matched resistors. The term “matched” herein refers to identical layout of the resistors including integral multiple of identical layouts, resulting in the current-voltage characteristics of one device being a fixed multiple of the other. For example, the second resistor 109 has a resistance which is a fraction or multiple of the resistance of the first resistor 108.

**[0036]** In one embodiment, the output node  $V_o$  provides common mode return loss according to the PCIe Specification to the termination impedances 105 as shown in **Fig. 1**. In other embodiments, the output node  $V_o$  may be used for providing a reference voltage to other circuits. For example, the output node  $V_o$  may be used for providing a reference voltage to a transmitter circuit. As another example, the output node  $V_o$  may also be used to reduce coupling noise on a bias voltage line.

**[0037]** In one embodiment, a low-impedance bias signal is generated at the output node  $V_o$  by setting the quiescent current through the source-follower (or emitter-follower) transistor MN1 as well as setting the appropriate voltage at the gate terminal (or base) of the source-follower (or emitter follower) transistor MN1. In such an embodiment, the voltage-control loop formed by the first amplifier 101 in negative feedback compares the voltage at the source (node  $V_o$ ) of the source-follower transistor MN1 to the reference voltage  $V_{ref}$ . In this embodiment, the first amplifier 101 amplifies the difference between the voltage at the source (node  $V_o$ ) and the reference voltage  $V_{ref}$ . In one embodiment, the first amplifier 101 drives the gate terminal of the source-follower transistor MN1 to minimize (e.g., within 10mV) the difference between the output voltage  $V_o$  and the reference voltage  $V_{ref}$ . In one

embodiment, the difference between the output voltage  $V_o$  and the reference voltage  $V_{ref}$  is minimized to zero.

**[0038]** In one embodiment, while the voltage-control loop is minimizing the difference (e.g., bringing it within 10mV) between the output voltage on node  $V_o$  and the reference voltage  $V_{ref}$ , the current-control loop is operating simultaneously. In one embodiment, the quiescent current through the source-follower transistor MN1 is sensed through the first resistor 108 via the second amplifier 102.

**[0039]** In such an embodiment, the second amplifier 102 compares the current through the first resistor 108 with the reference current  $I_{ref}$  which flows through the matched second resistor 109. In this embodiment, the difference between the currents through the first resistor 108 and a multiple of the reference current  $I_{ref}$  is amplified by the second amplifier 102. In one embodiment, the second amplifier 102 is used to drive the gate (or base) terminal of the common-source (or common-emitter) transistor MN2 to minimize the difference between a multiple of the reference current  $I_{ref}$  and the quiescent current of both the source-follower transistor MN1 and the common-source transistor MN2. In this embodiment, the voltage-control loop and the current-control loop fix both the output voltage at node  $V_o$  and the quiescent current through the first and second transistors MN1 and MN2 respectively. As explained herein, the voltage-control loop and the current-control loop lower the impedance of the bias signal at node  $V_o$  for all frequencies.

**[0040]** In one embodiment, at low frequencies, low-impedance at node  $V_o$  is achieved through the simultaneous operation of both the voltage-control feedback loop and the current-control feedback loop. The term “low frequencies” herein refers to frequencies less than 100MHz or frequencies at which the capacitors  $C_b$  and  $C_{c2}$  are functionally electrically open.

**[0041]** For example, when the voltage on the bias signal node  $V_o$  decreases, the negative feedback through the voltage-control loop forces the gate (or base) voltage at node 107 of the source-follower (or emitter-follower) transistor MN1 higher. As the gate (or base) voltage at node 107 of the source-follower (or emitter-follower) transistor MN1 (first transistor) is raised, the source-follower transistor MN1 sources more current to counteract the decrease in the voltage on the bias signal node  $V_o$ . At the same time, the increase in current through the source-follower (or emitter-follower) transistor MN1 is sensed by the current-control loop, which causes the common-source (or common-emitter) transistor MN2 (second transistor) to sink less current. In this embodiment, the current-control loop also counteracts the decrease in the voltage at the bias signal node  $V_o$ . An increase of the voltage on the bias signal node  $V_o$  produces a similar effect in both the voltage-control loop and the current-control loop.

**[0042]** At medium and high frequencies, the first capacitor  $C_{c2}$  (also called bypass capacitor) and the second capacitor  $C_b$  (also called the decoupling capacitor) are shorted causing the loop gains through the first and second amplifiers 101 and 102 respectively to diminish. When the second capacitor  $C_{c2}$  shorts, an impedance of  $1/g_m$  is provided at node  $V_o$ , looking into the source (or emitter) node of first transistor MN1, and an impedance of  $1/g_m$  is provided looking into the drain of second transistor MN2, where  $g_m$  is the trans-conductance of first and second transistors MN1 and MN2 respectively. This results in an impedance that is proportional to  $1/g_m$  at node  $V_o$ , looking into the circuit 100.

**[0043]** The term “medium and high frequencies” herein refers to frequencies greater than 100MHz, or frequencies at which the capacitors  $C_b$  and  $C_{c2}$  are functionally electrically shorted.

[0044] For example, when the voltage on the bias signal node  $V_o$  decreases, the source-follower transistor MN1 sources more current. At the same time, the gate voltage at node 103 of the common-source transistor MN2 decreases, thus causing transistor MN2 to sink less current. Both these actions counteract the decrease in bias signal voltage at the output node  $V_o$ . An increase of the voltage on the bias signal node  $V_o$  produces a similar effect in the first and second transistors MN1 and MN2 respectively.

[0045] **Fig. 2** is a schematic 200 showing details of the circuit 100 of **Fig. 1**, according to one embodiment of the disclosure. **Fig. 2** provides details of amplifier circuits that can be used for first and second amplifiers 101 and 102 respectively, according to one embodiment of the disclosure. In other embodiments, other circuits for the first and second amplifiers 101 and 102 may be used without changing the essence of the embodiments of the disclosure. So as not to obscure the embodiments of the disclosure, the operation of the first and second amplifier designs is not discussed. Slashes on transistor gates (e.g., slashes on the transistor gates MN3 and MN4) indicate that the transistor gate is connected to an appropriate biasing circuit. So as not to obscure the embodiments of the disclosure, biasing circuits are not shown.

[0046] In one embodiment, the first amplifier 101 comprises a p-type differential amplifier with input transistors MP1 and MP2. One reason for selecting p-type differential amplifier with input transistors MP1 and MP2 is to accommodate the low input common-mode voltage of the first amplifier 101, which is a result of the low output voltage requirement of  $V_o$  and  $V_{ref}$ . In one embodiment, the n-type transistors MN9 and MN10 of the first amplifier 101 are matched with the source-follower (or emitter-follower) transistor MN1 (of **Fig. 1**) and the common-source (or

common-emitter) transistor MN2 (of **Fig. 1**) of the main output branch. Transistors MP3 and MP4 of the first amplifier 101 provide a current source to the input pair transistors MP1 and MP2 while transistors MN1 and MN2 provide active loads to the input pair transistors MP1 and MP2.

**[0047]** Transistors MN3, MN4, MN5, MN6, MP7, MP8, MP5, and MP6 form the rest of the first stage of the first amplifier 101, which in this embodiment is a folded-cascode stage. Transistors MN8, MN10, and MP9 form a second gain stage in amplifier 101, which provides additional gain to the amplifier, sets up the correct bias voltage for the first transistor MN1 (of **Fig. 1**) of the main output branch, and decouples the gate voltage of the first transistor MN1 (of **Fig. 1**) from the quiescent output voltage of the first stage of amplifier 101. In one embodiment, the current density of the bias transistor in the second stage of amplifier 101—transistor MN10—of the first amplifier 101 is matched to the current density through transistors MN1 (of **Fig. 1**) and MN2 (of **Fig. 1**) of the main output branch. The capacitor Cc is the compensation capacitor of the first amplifier 101. Transistor MN9 and MN7 form a feedback source-follower to prevent a feedforward-zero through Cc.

**[0048]** In one embodiment, the second amplifier 102 comprises an n-type differential amplifier with input transistors MN1 and MN2. One reason for selecting n-type differential amplifier with input transistors MN1 and MN2 is high input common-mode voltage of amplifier 102, which is a result of the small voltage drop through the first resistor 108 and second resistor 109 between the supply and the inputs of second amplifier 102. In one embodiment, the transistors MN5 and MN6 of the second amplifier 102 are matched with the source-follower transistor MN1 (first transistor of **Fig. 1**) and the common-source transistor MN2 (second transistor of **Fig. 1**), thus minimizing effects of process variations. Transistors MN3 and MN4 of the

second amplifier 102 provide a current source to the input pair transistors MN1 and MN2 while transistors MP1, MP2, MP3, and MP4 provide a high impedance to the drain nodes of first and second transistors MN1 and MN2 (of **Fig. 1**), which forces the signal current through the cascode devices MP5 and MP6. Transistors MP5 and MP6 form cascode devices that level shift the high quiescent voltages at the drain terminals of the input devices MN1 and MN2 to the low quiescent voltage needed at the drains of MN5 and MN6.

**[0049]** **Fig. 3** is an input-output (I/O) system 300 using the low-impedance reference voltage generator 100, according to one embodiment of the disclosure. In one embodiment, the system 300 includes a processor 301 coupled to processor 303 via a differential transmission media 304. In one embodiment, the transmission media 304 is a single-ended transmission media. In one embodiment, the low-impedance reference voltage generator 100 is used to provide a low-impedance reference voltage for the I/O transmitter 302. In one embodiment, the low-impedance reference voltage generator 100/307 is coupled to a receiver 306 to provide a low-impedance common-mode (CM) reference voltage with CM return loss of -6dB over a frequency range of zero to 4GHz and a CM return loss of -3dB over frequencies of 4GHz. In such an embodiment, the output node  $V_o$  is coupled to termination resistances as shown in **Fig. 1**, wherein the output node is also coupled to the I/O pad 305 and the receiver 306. In other embodiments, the low-impedance reference generator 100 may be used for any circuit that requires a low-impedance reference voltage.

**[0050]** **Fig. 4** is a circuit of a low-impedance reference voltage generator 400, according to another embodiment of the disclosure. The embodiment of **Fig. 4** is similar to the embodiment of **Fig. 1** except that the design is flipped. **Fig. 4** is a p-

type implementation of the n-type based low-impedance reference voltage generator 100 of **Fig. 1**.

**[0051]** In this embodiment, the first n-type transistor MN1 (n-type source-follower) of **Fig. 1** is replaced with p-type source-follower (or emitter-follower) transistor MP1 while the second n-type transistor MN2 (n-type common-emitter) of **Fig. 1** is replaced with p-type common-source (or common-emitter) transistor MP2. In one embodiment, the first amplifier 401 is implemented with n-type differential input pair transistors while the second amplifier 402 is implemented with p-type differential input pair transistors.

**[0052]** In this embodiment, the first capacitor Cc2 is coupled like the first capacitor Cc2 of **Fig. 1**. In this embodiment, the second capacitor Cb has a first node coupled to the output of the first amplifier 401 while the second node of the second capacitor Cb is coupled to ground or a supply node. The first resistor 408 and second resistor 409 in this embodiment are coupled between ground terminals and input nodes of the second amplifier 402. In one embodiment, the first resistor 408 and second resistor 409 are implemented as pass-transistors as shown. In other embodiments, other forms of linear resistors may be used. The embodiment of **Fig. 4** provides a higher reference voltage than the reference voltage achieved from embodiment of **Fig. 1**.

**[0053]** **Fig. 5** is a system-level diagram of a smart device 1600 comprising a processor with the low-impedance reference voltage generator 100/400, according to one embodiment of the disclosure. **Fig. 5** also illustrates a block diagram of an embodiment of a mobile device in which flat surface interface connectors could be used. In one embodiment, the computing device 1600 represents a mobile computing device, such as a computing tablet, a mobile phone or smart-phone, a wireless-

enabled e-reader, or other wireless mobile device. It will be understood that certain of the components are shown generally, and not all components of such a device are shown in device 1600.

**[0054]** In one embodiment, the computing device 1600 includes a first processor 1610 with the circuit 100/400 and a second processor 1690 with the circuit 100/400, according to the embodiments discussed herein.

**[0055]** The various embodiments of the present disclosure may also comprise a network interface within 1670 such as a wireless interface so that a system embodiment may be incorporated into a wireless device, for example, cell phone or personal digital assistant.

**[0056]** In one embodiment, the processor 1610 can include one or more physical devices, such as microprocessors, application processors, microcontrollers, programmable logic devices, or other processing means. The processing operations performed by processor 1610 include the execution of an operating platform or operating system on which applications and/or device functions are executed. The processing operations include operations related to I/O (input/output) with a human user or with other devices, operations related to power management, and/or operations related to connecting the computing device 1600 to another device. The processing operations may also include operations related to audio I/O and/or display I/O.

**[0057]** In one embodiment, the computing device 1600 includes audio subsystem 1620, which represents hardware (e.g., audio hardware and audio circuits) and software (e.g., drivers, codecs) components associated with providing audio functions to the computing device. Audio functions can include speaker and/or headphone output, as well as microphone input. Devices for such functions can be integrated into device 1600, or connected to the computing device 1600. In one

embodiment, a user interacts with the computing device 1600 by providing audio commands that are received and processed by processor 1610.

**[0058]** Display subsystem 1630 represents hardware (e.g., display devices) and software (e.g., drivers) components that provide a visual and/or tactile display for a user to interact with the computing device. Display subsystem 1630 includes display interface 1632, which includes the particular screen or hardware device used to provide a display to a user. In one embodiment, display interface 1632 includes logic separate from processor 1610 to perform at least some processing related to the display. In one embodiment, display subsystem 1630 includes a touch screen (or touch pad) device that provides both output and input to a user.

**[0059]** I/O controller 1640 represents hardware devices and software components related to interaction with a user. I/O controller 1640 is operable to manage hardware that is part of audio subsystem 1620 and/or display subsystem 1630. Additionally, I/O controller 1640 illustrates a connection point for additional devices that connect to device 1600 through which a user might interact with the system. For example, devices that can be attached to the computing device 1600 might include microphone devices, speaker or stereo systems, video systems or other display device, keyboard or keypad devices, or other I/O devices for use with specific applications such as card readers or other devices.

**[0060]** As mentioned above, I/O controller 1640 can interact with audio subsystem 1620 and/or display subsystem 1630. For example, input through a microphone or other audio device can provide input or commands for one or more applications or functions of the computing device 1600. Additionally, audio output can be provided instead of, or in addition to display output. In another example, if display subsystem includes a touch screen, the display device also acts as an input

device, which can be at least partially managed by I/O controller 1640. There can also be additional buttons or switches on the computing device 1600 to provide I/O functions managed by I/O controller 1640.

**[0061]** In one embodiment, the I/O controller 1640 manages devices such as accelerometers, cameras, light sensors or other environmental sensors, or other hardware that can be included in the computing device 1600. The input can be part of direct user interaction, as well as providing environmental input to the system to influence its operations (such as filtering for noise, adjusting displays for brightness detection, applying a flash for a camera, or other features).

**[0062]** In one embodiment, the computing device 1600 includes power management 1650 that manages battery power usage, charging of the battery, and features related to power saving operation. Memory subsystem 1660 includes memory devices for storing information in device 1600. Memory can include nonvolatile (state does not change if power to the memory device is interrupted) and/or volatile (state is indeterminate if power to the memory device is interrupted) memory devices. Memory 1660 can store application data, user data, music, photos, documents, or other data, as well as system data (whether long-term or temporary) related to the execution of the applications and functions of the computing device 1600.

**[0063]** Elements of embodiments are also provided as a machine-readable medium (e.g., memory 1660) for storing the computer-executable instructions (e.g., instructions to implement any other processes discussed herein). The machine-readable medium (e.g., memory 1660) may include, but is not limited to, flash memory, optical disks, CD-ROMs, DVD ROMs, RAMs, EPROMs, EEPROMs, magnetic or optical cards, or other type of machine-readable media suitable for

storing electronic or computer-executable instructions. For example, embodiments of the disclosure may be downloaded as a computer program (e.g., BIOS) which may be transferred from a remote computer (e.g., a server) to a requesting computer (e.g., a client) by way of data signals via a communication link (e.g., a modem or network connection).

**[0064]** Connectivity 1670 includes hardware devices (e.g., wireless and/or wired connectors and communication hardware) and software components (e.g., drivers, protocol stacks) to enable the computing device 1600 to communicate with external devices. The device 1600 could be separate devices, such as other computing devices, wireless access points or base stations, as well as peripherals such as headsets, printers, or other devices.

**[0065]** Connectivity 1670 can include multiple different types of connectivity. To generalize, the computing device 1600 is illustrated with cellular connectivity 1672 and wireless connectivity 1674. Cellular connectivity 1672 refers generally to cellular network connectivity provided by wireless carriers, such as provided via GSM (global system for mobile communications) or variations or derivatives, CDMA (code division multiple access) or variations or derivatives, TDM (time division multiplexing) or variations or derivatives, or other cellular service standards. Wireless connectivity 1674 refers to wireless connectivity that is not cellular, and can include personal area networks (such as Bluetooth, Near Field, etc), local area networks (such as Wi-Fi), and/or wide area networks (such as WiMax), or other wireless communication.

**[0066]** Peripheral connections 1680 include hardware interfaces and connectors, as well as software components (e.g., drivers, protocol stacks) to make peripheral connections. It will be understood that the computing device 1600 could

both be a peripheral device ("to" 1682) to other computing devices, as well as have peripheral devices ("from" 1684) connected to it. The computing device 1600 commonly has a "docking" connector to connect to other computing devices for purposes such as managing (e.g., downloading and/or uploading, changing, synchronizing) content on device 1600. Additionally, a docking connector can allow device 1600 to connect to certain peripherals that allow the computing device 1600 to control content output, for example, to audiovisual or other systems.

**[0067]** In addition to a proprietary docking connector or other proprietary connection hardware, the computing device 1600 can make peripheral connections 1680 via common or standards-based connectors. Common types can include a Universal Serial Bus (USB) connector (which can include any of a number of different hardware interfaces), DisplayPort including MiniDisplayPort (MDP), High Definition Multimedia Interface (HDMI), Firewire, or other type.

**[0068]** The low-impedance reference voltage generator 100 discussed herein can be used for wireless circuits and analog circuits in general, where noise is a concern on bias lines, for example. In one embodiment, the low-impedance reference voltage generator 100 discussed herein can be used as a push-pull voltage regulator. In one embodiment, the low-impedance reference voltage generator 100 is used in blocks 1670, 1680, 1620, 1640, and 1630.

**[0069]** Reference in the specification to "an embodiment," "one embodiment," "some embodiments," or "other embodiments" means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments. The various appearances of "an embodiment," "one embodiment," or "some embodiments" are not necessarily all referring to the same embodiments. If the specification states a

component, feature, structure, or characteristic "may," "might," or "could" be included, that particular component, feature, structure, or characteristic is not required to be included. If the specification or claim refers to "a" or "an" element, that does not mean there is only one of the elements. If the specification or claims refer to "an additional" element, that does not preclude there being more than one of the additional element.

**[0070]** While the disclosure has been described in conjunction with specific embodiments thereof, many alternatives, modifications and variations of such embodiments will be apparent to those of ordinary skill in the art in light of the foregoing description. The embodiments of the disclosure are intended to embrace all such alternatives, modifications, and variations as to fall within the broad scope of the appended claims.

**[0071]** In addition, well known power/ground connections to integrated circuit (IC) chips and other components may or may not be shown within the presented figures, for simplicity of illustration and discussion, and so as not to obscure the disclosure. Further, arrangements may be shown in block diagram form in order to avoid obscuring the disclosure, and also in view of the fact that specifics with respect to implementation of such block diagram arrangements are highly dependent upon the platform within which the present disclosure is to be implemented i.e., such specifics should be well within purview of one skilled in the art. Where specific details (e.g., circuits) are set forth in order to describe example embodiments of the disclosure, it should be apparent to one skilled in the art that the disclosure can be practiced without, or with variation of, these specific details. The description is thus to be regarded as illustrative instead of limiting.

[0072] The following examples pertain to further embodiments. Specifics in the examples may be used anywhere in one or more embodiments. All optional features of the apparatus described herein may also be implemented with respect to a method or process.

[0073] In one example, the apparatus comprises: a voltage-control loop including a first transistor to provide an output voltage; and a current-control loop to sense current through the first transistor, relative to a reference current. In one embodiment, the current-control loop comprises a second transistor, coupled in series with the first transistor, the second transistor to provide the constant current through the first and second transistors.

[0074] In one embodiment, the apparatus further comprises a first capacitor including: a first node coupled to an output of a second amplifier of the current-control loop. In one embodiment, the first capacitor further comprises a second node coupled to a terminal of the first transistor. In one embodiment, the first node of the first capacitor is coupled to an input of the second transistor. In one embodiment, wherein the second node of the first capacitor is coupled to a terminal of the second transistor. In one embodiment, the apparatus further comprises: a second capacitor with a first node coupled to an output of a first amplifier of the voltage-control loop and input of the second transistor, and a second node coupled to a supply node or ground.

[0075] In one embodiment, the first transistor is a source or emitter follower. In one embodiment, the second transistor is a common-source or emitter transistor. In one embodiment, the current-control loop is operable to keep power consumption of the apparatus substantially constant.

**[0076]** In another example, the apparatus comprises: a first amplifier to provide an output voltage relative to a reference voltage, via a first transistor coupled to the first amplifier; and a second amplifier to cause a constant current, through the first transistor, relative to a reference current. In one embodiment, the second amplifier is operable to generate an input signal for a second transistor, coupled in series with the first transistor, the second transistor to provide the constant current through the first and second transistors. In one embodiment, the first transistor is a source-follower or emitter-follower, and wherein the second transistor is a common-source or common-emitter transistor.

**[0077]** In one embodiment, the apparatus of claim 11 further comprises a first capacitor including: a first node coupled to an output of the second amplifier and input of the second transistor; and a second node coupled to a terminal of the first transistor and a terminal of the second transistor. In one embodiment, the second node of the first capacitor is coupled to an input of the first amplifier, the second node of the first capacitor providing a reference voltage. In one embodiment, the apparatus further comprises a second capacitor including: a first node coupled to an output of the first amplifier and an input of the first transistor; and a second node coupled to a supply node or ground.

**[0078]** In one embodiment, the apparatus further comprises a first resistor including: a first node coupled to a first input of the second amplifier and a terminal of the first transistor, and a second node coupled to a supply node. In one embodiment, the apparatus further comprises a second resistor including: a first node coupled to a second input of the second amplifier and a reference current generator that provides the reference current, and a second node coupled to a supply node.

**[0079]** In another example, the apparatus comprises: means for providing a low-impedance output voltage via a voltage-control loop coupled to a current-control loop, wherein the current-control loop is operable to keep power consumption of the apparatus substantially constant.

**[0080]** In one example, the system comprises: a processor having a reference generator according to the apparatus discussed herein; and a wireless antenna to communicatively link the processor to a wireless network. In one embodiment, the reference generator is operable to provide at least one of: a common mode voltage for termination resistors of an input-output (I/O) receiver, or a reference voltage for an I/O transmitter. In one embodiment, the I/O receiver is a PCIe I/O receiver.

**[0081]** An abstract is provided that will allow the reader to ascertain the nature and gist of the technical disclosure. The abstract is submitted with the understanding that it will not be used to limit the scope or meaning of the claims. The following claims are hereby incorporated into the detailed description, with each claim standing on its own as a separate embodiment.

**CLAIMS**

1. An apparatus comprising:
  - a voltage-control loop including a first transistor to provide an output voltage; and
  - a current-control loop to sense current through the first transistor, relative to a reference current.
2. The apparatus of claim 1, wherein the current-control loop comprises a second transistor, coupled in series with the first transistor, the second transistor to provide the constant current through the first and second transistors.
3. The apparatus according to any one of claims 1 to 2 further comprises a first capacitor including: a first node coupled to an output of a second amplifier of the current-control loop.
4. The apparatus of claim 3 wherein the first capacitor further comprises a second node coupled to a terminal of the first transistor.
5. The apparatus of claim 3, wherein the first node of the first capacitor is coupled to an input of the second transistor.
6. The apparatus of claim 4, wherein the second node of the first capacitor is coupled to a terminal of the second transistor.
7. The apparatus according to any one of claims 1 or 2 further comprises:

a second capacitor with a first node coupled to an output of a first amplifier of the voltage-control loop, and a second node coupled to a supply node or ground.

8. The apparatus according to any one of claims 1 or 2, wherein the first transistor is a source-follower or emitter-follower.
9. The apparatus according to any one of claims 1 or 2, wherein the second transistor is a common-source or common-emitter transistor.
10. The apparatus according to any one of claims 1 or 2, wherein the current-control loop is operable to keep power consumption of the apparatus substantially constant.
11. An apparatus comprising:
  - a first amplifier to provide an output voltage relative to a reference voltage, via a first transistor coupled to the first amplifier; and
  - a second amplifier to cause a constant current, through the first transistor, relative to a reference current.
12. The apparatus of claim 11, wherein the second amplifier is operable to generate an input signal for a second transistor, coupled in series with the first transistor, the second transistor to provide the constant current through the first and second transistors.

13. The apparatus according to any one of claims 11 or 12, wherein the first transistor is a source-follower or emitter-follower, and wherein the second transistor is a common-source or common-emitter transistor.
14. The apparatus according to any one of claims 11 or 12 further comprises a first capacitor including:
- a first node coupled to an output of the second amplifier and input of the second transistor; and
  - a second node coupled to a terminal of the first transistor and a terminal of the second transistor.
15. The apparatus of claim 14, wherein the second node of the first capacitor is coupled to an input of the first amplifier, the second node of the first capacitor providing a reference voltage.
16. The apparatus according to any one of claims 11 or 12 further comprises a second capacitor including:
- a first node coupled to an output of the first amplifier and an input of the first transistor; and
  - a second node coupled to a supply node or ground.
17. The apparatus according to any one of claims 11 or 12 further comprises a first resistor including:
- a first node coupled to a first input of the second amplifier and a terminal of the first transistor, and

a second node coupled to a supply node.

18. The apparatus of according to any one of claims 11 or 12 further comprises a second resistor including:

a first node coupled to a second input of the second amplifier and a reference current generator that provides the reference current, and  
a second node coupled to a supply node.

19. A system comprising:

a processor having a reference generator including:

a voltage-control loop including a first transistor to provide an output voltage; and

a current-control loop to sense current through the first transistor, relative to a reference current; and

a wireless antenna to communicatively link the processor to a wireless network.

20. The system of claim 19, wherein the reference generator is according to any one of apparatus claims 2 to 10.

21. The system of claim 19, wherein the reference generator is operable to provide at least one of:

a common mode voltage for termination resistors of an input-output (I/O) receiver, or

a reference voltage for an I/O transmitter.

22. The system of claim 21, wherein the I/O receiver is a PCIe I/O receiver.

23. A system comprising:

a processor having a reference generator including:

a first amplifier to provide an output voltage relative to a reference voltage, via a first transistor coupled to the first amplifier;

and

a second amplifier to cause a constant current, through the first transistor, relative to a reference current; and

a wireless antenna to communicatively link the processor to a wireless network.

24. The system of claim 23, wherein the reference generator is according to any one of apparatus claims 2 to 18.

25. The system of claim 23, wherein the reference generator is operable to provide at least one of:

a common mode voltage for termination resistors of an input-output (I/O) receiver, or

a reference voltage for an I/O transmitter.

26. The system of claim 25, wherein the I/O receiver is a PCIe I/O receiver.

27. An apparatus comprising:

means for providing a low-impedance output voltage via a voltage-control loop coupled to a current-control loop.

28. The apparatus of claim 27, wherein the current-control loop is operable to keep power consumption of the apparatus substantially constant.
29. A system comprising:
- a processor having a reference generator including:
    - means for providing a low-impedance output voltage via a voltage-control loop coupled to a current-control loop; and
    - a wireless antenna to communicatively link the processor to a wireless network.
30. The system of claim 29, wherein the current-control loop is operable to keep power consumption of the apparatus substantially constant.
31. The system of claim 29, wherein the reference generator is operable to provide at least one of:
- a common mode voltage for termination resistors of an input-output (I/O) receiver, or
  - a reference voltage for an I/O transmitter.
32. The system of claim 31, wherein the I/O receiver is a PCIe I/O receiver.






FIG. 1



300



**FIG. 3**






FIG. 5

## INTERNATIONAL SEARCH REPORT

International application No.  
**PCT/US2012/029444****A. CLASSIFICATION OF SUBJECT MATTER***G05F 3/02(2006.01)i, G05F 1/565(2006.01)i*

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

G05F 3/02; H03K 19/0175; G05F 1/618; G05F 1/10; G05F 1/56; G06F 1/32; H02M 7/538; G06F 13/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) &amp; Keywords: power regulator, amp, transistor, sensing current, low impedance

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

| Category* | Citation of document, with indication, where appropriate, of the relevant passages   | Relevant to claim No. |
|-----------|--|-----------------------|
| A         | US 2011-0248688 A1 (RADU H. IACOB et al.) 13 October 2011<br>See paragraphs [0024]-[0026], and figure 1.                               | 1-32                  |
| A         | US 05177676 A (HAROON INAM et al.) 05 January 1993<br>See column 3, line 16 - column 4. line 34, column 5 lines 5-10, and figures 1-2. | 1-32                  |
| A         | US 2007-0194809 A1 (PREETAM CHARAN ANAND TADEPARTHY) 23 August 2007<br>See paragraphs [0049]-[0051], [0058], and figure 3.             | 1-32                  |
| A         | US 2006-0132107 A1 (THIERRY SICARD) 22 June 2006<br>See paragraphs [0024]-[0027], and figure 3.  | 1-32                  |
| A         | US 2011-0307724 A1 (NORMAN SHAW et al.) 15 December 2011<br>See paragraphs [0178], [0189], [0191], and figure 6.                       | 1-32                  |

 Further documents are listed in the continuation of Box C. See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

29 NOVEMBER 2012 (29.11.2012)

Date of mailing of the international search report

**29 NOVEMBER 2012 (29.11.2012)**

Name and mailing address of the ISA/KR


Korean Intellectual Property Office  
189 Cheongsa-ro, Seo-gu, Daejeon Metropolitan  
City, 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

Park Kee Yong

Telephone No. 82-42-481-8707



## INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

**PCT/US2012/029444**

| Patent document cited in search report | Publication date | Patent family member(s) | Publication date |
|--|------------------|-------------------------|------------------|
| US 2011-0248688 A1                     | 13.10.2011       | CN 102289238 A          | 21.12.2011       |
| US 05177676 A                          | 05.01.1993       | None                    |                  |
| US 2007-0194809 A1                     | 23.08.2007       | US 7675315 B2           | 09.03.2010       |
| US 2006-0132107 A1                     | 22.06.2006       | AU 2003-249849 A1       | 19.01.2004       |
|  |                  | CN 1662862 A            | 31.08.2005       |
|  |                  | CN 1662862 C0           | 10.12.2008       |
|  |                  | EP 1376294 A1           | 02.01.2004       |
|  |                  | JP 04-401289 B2         | 06.11.2009       |
|  |                  | JP 2005-531837 A        | 20.10.2005       |
|  |                  | JP 2005-531837 T        | 20.10.2005       |
|  |                  | JP 4401289 B2           | 20.01.2010       |
|  |                  | KR 10-2005-0024417 A    | 10.03.2005       |
|  |                  | US 7235959 B2           | 26.06.2007       |
|  |                  | WO 2004-003674 A1       | 08.01.2004       |
| US 2011-0307724 A1                     | 15.12.2011       | EP 2304637 A1           | 06.04.2011       |
|  |                  | GB 0809414 D0           | 02.07.2008       |
|  |                  | GB 0819089 D0           | 26.11.2008       |
|  |                  | GB 0905405 D0           | 13.05.2009       |
|  |                  | GB 2460143 A            | 25.11.2009       |
|  |                  | GB 2460275 A            | 25.11.2009       |
|  |                  | GB 2460304 A            | 02.12.2009       |
|  |                  | WO 2009-141669 A1       | 26.11.2009       |