

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
22 October 2009 (22.10.2009)

(10) International Publication Number
WO 2009/128777 A1

- (51) International Patent Classification:
B82B 1/00 (2006.01) *H01L 29/775* (2006.01)
H01L 29/06 (2006.01) *H01L 29/778* (2006.01)
H01L 29/12 (2006.01)
- (21) International Application Number:
PCT/SE2009/050388
- (22) International Filing Date:
15 April 2009 (15.04.2009)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
0800853-4 15 April 2008 (15.04.2008) SE
- (71) Applicant (for all designated States except US):
QUNANO AB [SE/SE]; Ideon Science Park, Scheelevägen 17, S-223 70 Lund (SE).
- (72) Inventors; and
(75) Inventors/Applicants (for US only): **OHLSSON, Jonas** [SE/SE]; Kungsgatan 33, S-212 13 Malmö (SE). **SAMUELSON, Lars** [SE/SE]; Isbergsgatan 28, S-211 19 Malmö (SE). **LIND, Erik** [SE/SE]; Lagerbrings väg 8A, S-224 60 Lund (SE).
- (74) Agent: **BRANN AB**; Box 17192, S-104 62 Stockholm (SE).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report (Art. 21(3))

(54) Title: NANOWIRE WRAP GATE DEVICES




Fig. 2B

(57) Abstract: The present invention provides a semiconductor device comprising at least a first semiconductor nanowire (105) having a first lengthwise region (121) of a first conductivity type, a second lengthwise region (122) of a second conductivity type, and at least a first wrap gate electrode (111) arranged at the first region (121) of the nanowire (105) in order to vary the charge carrier concentration in the first lengthwise region (121) when a voltage is applied to the first wrap gate electrode (111). Preferably a second wrap gate electrode (112) is arranged at the second lengthwise region (122). Thereby tuneable artificial junctions (114) can be accomplished without substantial doping of the nanowire (105).



WO 2009/128777 A1

NANOWIRE WRAP GATE DEVICES

Technical field of the invention

The present invention relates to nanowire-based semiconductor devices in general and to nanowire-based semiconductor devices that requires tailored properties with regards to band gap, charge carrier type and concentration, ferromagnetic properties, etc. in particular.

Background of the invention

Semiconductor devices have, until recently, been based on planar technology, which imposes constraint in terms of miniaturization and choices of suitable materials, as described further below. The development of nanotechnology and, in particular, the emerging ability to produce nanowires has opened up new possibilities for designing semiconductor devices having improved properties and making novel devices which were not possible with planar technology. Such semiconductor devices can benefit from certain nanowire specific properties, 2D, 1D, or 0D quantum confinement, flexibility in axial material variation due to less lattice matching restrictions, antenna properties, ballistic transport, wave guiding properties etc.

However, in order to manufacture semiconductor devices, such as field effect transistors, light emitting diodes, semiconductor lasers, and sensors, from nanowires, the ability to form doped regions in the nanowires is crucial. This is appreciated when considering the basic pn junction, a structure which is a critical part of several semiconductor devices, where a built-in voltage is obtained by forming p-doped and n-doped regions adjacent to each other. In nanowire-based semiconductor devices, pn junctions along the length of a nanowire are provided by forming lengthwise segment of different composition and/or doping. This kind of tailoring of the bandgap along the nanowire can for example also be used to reduce both the source-to-gate and gate-to-drain access resistance of a nanowire-based field effect transistor by using lengthwise segments of different bandgap and/or doping level. Commonly the bandgap is altered by using heterostructures comprising lengthwise segments of different semiconductor materials having different bad gap. In addition, the doping level and type of dopant can be varied along the length during, or after, growth of the nanowire. During growth dopants

can be introduced in gas phase and after growth dopants can be incorporated into the nanowire by diffusion or the charge carrier concentration can be influenced by so called modulation doping from surrounding layers.

5 In US 5,362,972, a wrap gate field effect transistor is disclosed. The wrap gate field effect transistor comprises a nanowire of which a portion is surrounded, or wrapped, by a gate. The nanowire acts as a current channel of the transistor and an electrical field generated by the gate is used for transistor action, i.e. to control the flow of charge carriers along the current channel. From the international application WO 2008/034850 it is appreciated that by doping of the nanowire n-
10 channel, p-channel, enhancement or depletion types of transistors can be formed. In the international application WO 2006/135336, heterostructure segments are further introduced in the nanowire of a wrap gate field effect transistor in order to improve properties such as current control, threshold voltage control and current on/off ratio.

15 The doping of nanowires is challenging due to several factors. For example, physical incorporation of dopants into a crystalline nanowire may be inhibited and the charge carrier concentration obtained from a certain dopant concentration may be lower than expected from doping of corresponding bulk semiconductor materials. For nanowires grown from catalytic particles, using e.g. the so-called
20 VLS (vapor-liquid-solid) mechanism, the solubility and diffusion of the dopant in the catalytic particle will also influence the dopant incorporation. One related effect, with similar long term consequences for nanowires in general is the out-diffusion of dopants in the nanowire to surface sites. This effect is enhanced by the high surface to volume ratio of the nanowire. Surface depletion effects, decreasing
25 the volume of the carrier reservoir, will also be increased due to the high surface to volume ratio of the nanowire.

Summary of the invention

In view of the foregoing, it is an object of the present invention to provide an improvement of semiconductor devices comprising nanowires with regards to
30 properties related to doping of the nanowires. This is achieved by the semiconductor device and the method as defined in the independent claims.

In a first aspect of the invention a semiconductor device comprises at least a first semiconductor nanowire is provided. The nanowire has a first lengthwise region of a first conductivity type, a second lengthwise region of a second conductivity type, and at least a first wrap gate electrode arranged at said first region. Said wrap gate electrode is adapted to vary the charge carrier concentration in at least a first portion of the nanowire associated with the first lengthwise region when a voltage is applied to the first wrap gate electrode.

The second lengthwise region may be arranged in sequence with the first lengthwise region along the length of the nanowire or in a second nanowire that is electrically connected to the first nanowire. Additional wrap gates can be arranged at the second lengthwise region or other regions in order to vary the charge carrier concentration along the length of the nanowire.

The first nanowire of the semiconductor device may comprise a core and at least a first shell layer forming a radial heterostructure, which may be used to produce light.

In one embodiment of the invention the semiconductor device is adapted to work as a thermoelectric element.

In a second aspect of the invention a semiconductor device comprising a nanowire that comprises a ferromagnetic material is provided in order for the semiconductor device to work as e.g. a memory device. This is attained by applying a voltage to a wrap gate electrode arranged at a region of the nanowire in order to change the charge carrier concentration such that the ferromagnetic properties of the ferromagnetic material changes.

Thanks to the invention it is possible to replace conventional doping or avoid substantial doping of semiconductor devices and nanowires based semiconductor devices in particular with local gating and inversion. By way of example this enables the formation of an improved pn junction without space charges in the depletion region as in conventional devices and tunable semiconductor devices, such as a wavelength tunable LEDs (Light emitting Diodes).

Embodiments of the invention are defined in the dependent claims. Other objects, advantages and novel features of the invention will become apparent from the following

detailed description of the invention when considered in conjunction with the accompanying drawings and claims.

Brief description of the drawings

Preferred embodiments of the invention will now be described with reference to the accompanying drawings, wherein:

- 5 Figs. 1a-b are schematic illustrations of a nanowire having a wrap gate electrode for variation of the conductivity of the nanowire according to the invention;
- Figs. 2a-b are schematic illustrations of a nanowire having a double wrap gate for formation of an artificial pn junction according to the invention;
- Figs. 3a-i are schematic illustrations showing the effect of the activation of the wrap gate electrodes in some embodiments of the present invention
- 10 Figs. 4a-c are schematic diagrams of conversion of a depleted nanowire to a nanowire comprising an artificial pn junction according to the invention;
- Figs. 5a-b are schematic illustrations of nanowires comprising a plurality of quantum wells according to the present invention;
- Fig. 6 is a schematic illustration of a nanowire comprising a radial
- 15 heterostructure according to the present invention and a PL-diagram from excitation of such a structure; and
- Fig. 7a-b are schematic illustrations of a thermoelectric element according to the present invention.

Detailed description of embodiments

- 20 The embodiments of the present invention are based on nanostructures including so-called nanowires. For the purpose of this application, nanowires are to be interpreted as having nanometre dimensions in their width and diameter and typically having an elongated shape that provides a one-dimensional nature. Such structures are commonly also referred to as nanowhiskers, nanorods, nanotubes,
- 25 one-dimensional nanoelements, etc. The basic process of nanowire formation on substrates by particle assisted growth or the so-called VLS (vapour-liquid-solid) mechanism described in US patent No. 7,335,908, as well as different types of Chemical Beam Epitaxy and Vapour Phase Epitaxy methods, are well known. However, the present invention is limited to neither such nanowires nor the VLS
- 30 process. Other suitable methods for growing nanowires are known in the art and is for example shown in international application No. WO 2007/104781. From this it follows that nanowires may be grown without the use of a particle as a catalyst.

Thus selectively grown nanowires and nanostructures, etched structures, other nanowires, and structures fabricated from nanowires are also included.

Nanowires are not necessarily homogeneous along the length thereof. The nanometer dimensions enable not only growth on substrates that are not lattice matched to the nanowire material, but also heterostructures can be provided in the nanowire. The heterostructure(s) consists of a segment of a semiconductor material of different constitution than the adjacent part or parts of the nanowire. The material of the heterostructure segment(s) may be of different composition and/or doping. The heterojunction can either be abrupt or graded.

10 The present invention is based on the use of a wrap gate electrode to control the charge carrier concentration of at least a portion of a nanowire that is used as transport channel in a semiconductor device in order to modulate the properties of the nanowire.

Referring to Fig. 1a, a semiconductor device according to the present invention comprises at least a first semiconductor nanowire 105 forming a transport channel of the semiconductor device, a first lengthwise region 121, a second lengthwise region 122 of a second conductivity type, and at least a first wrap gate electrode 111 arranged at the first lengthwise region 121 of the first nanowire 105 in order to vary the charge carrier concentration in at least a portion of the nanowire associated with the first lengthwise region 121 when a voltage is applied to the first wrap gate electrode 111. The first wrap gate electrode 111 encloses at least a portion of the nanowire 105 with a dielectric material (not shown) in-between.

The effect of this gating is dependent on the voltage applied and the specific design of the semiconductor device, and the first gate electrode 111 and the nanowire 105 in particular, but for example it may cause a change of the charge carrier concentration in the complete first lengthwise region. The change of charge carrier concentration may be made to such an extent that the charge carrier type of a portion of the nanowire changes. This enables creation of different "artificial" devices, such as artificial pn-junctions. The change of charge carrier concentration can also be used to change ferromagnetic properties of the nanowire. This general description of the invention is detailed in the following.

Charge carrier types are commonly referred to as being either p-type or n-type. For the purpose of this application the charge carrier type can also be intrinsic, i.e. i.-type. The p-type material has holes as majority charge carriers, and the n-type material has electrons as majority charge carriers, while the intrinsic-type material is a material without significant majority charge carrier concentration. Hence, the intrinsic-type material may have either electrons or holes as charge carriers although at such a low concentration that the conductivity is due to other properties of the material than these charge carriers.

As mentioned above the nanowire 105 may be homogenous with respect to composition and doping or the nanowire may have been subjected to band gap engineering e.g. by forming heterostructures in along the nanowire. Fig. 1b schematically illustrates a semiconductor device according to one embodiment of the present invention comprising a first non-homogenous nanowire 105 grown in an orthogonal direction from a substrate 104. A first wrap gate electrode 111 extends from the substrate along a portion of the nanowire and encloses a first lengthwise region 121 of the nanowire 105 with a dielectric material in-between 104. The nanowire 105 forms a transport channel, which is electrically connected by a top contact in one end portion of the nanowire 105 and the substrate 104 in the other end of the nanowire 105.. The first nanowire 105 comprises at least one quantum well 115, which may be in the form of a quantum dot enclosed by the first wrap gate electrode 111 and one wide bandgap barrier segment on each side of the quantum dot within the first lengthwise region 121.

The first lengthwise region 121 and the second lengthwise region 122 can be of the same or different conductivity type and moreover the conductivity properties can be changed by applying a voltage to one or more wrap gate electrodes. For example, in one embodiment of the present invention, a semiconductor device comprises at least a first nanowire 105 that is homogeneously n-doped with a second lengthwise region 122 arranged in sequence with a first lengthwise region 121 along the length of the nanowire 121.. A first wrap gate electrode 111 is arranged at the first lengthwise region 121 of the first nanowire 105 to vary the charge carrier concentration so that the first region 121, when a pre-determined voltage is applied to the first wrap gate electrode 111, becomes a p-type region. Accordingly a pn junction is actively formed.

The charge carrier concentration can varied in a plurality of lengthwise regions by arranging a plurality of wrap gate electrodes at the lengthwise regions. Referring to Fig. 2a, a semiconductor device according to one embodiment of the present invention comprises at least a first nanowire 105. The first nanowire 105 has a first wrap gate electrode 111 arranged at a first lengthwise region 121 of the first nanowire 105 and a second wrap gate electrode 112 arranged at a second lengthwise region 122 of the first nanowire 105. Each wrap gate electrode is adapted to vary the charge carrier concentration of the corresponding region 121, 122 of said first nanowire 105 when voltages are applied to the wrap gate electrodes 111, 112. Fig. 2b schematically illustrates such a double-gated nanowire 105 with the wrap gate electrodes activated such that the charge carrier concentrations of the first and second lengthwise regions are changed from originally intrinsic to p-type in the first lengthwise region 121 and n-type in the second lengthwise region 122, thereby forming a pn- or pin-junction 114 at the interface 116 between the first lengthwise region 121 and the second lengthwise region 122. By changing the voltages applied, the properties of the pn-junction, such as the properties defined by the width and the position of a depletion region between the p-type region and the n-type region or the width of the p-type and n-type regions, can be varied. As appreciated by one skilled in the art, the either one of the regions 121, 122 can be made p-type or n-type and artificial pn-junctions can be formed also from originally n-type or p-type nanowires.

Thus, the variation of the charge carrier concentration of one or more of the first and second regions 121, 122 may be used to form a junction 114 at the interface 116 between lengthwise regions. This junction is either not actually present in the first nanowire 105 before activation of the wrap gate electrodes 121, 122 or a junction between regions of different conductivity type that already is present in the passive state may be moved along the length of the nanowire. This kind of junction is hereinafter referred to as an artificial junction or in the particular case with adjacent regions of p-type and n-type an artificial pn junction.. While the invention has been illustrated by examples of embodiments having one or two wrap gate structures per nanowire, it is of course conceivable to have three or more wrap gate structures per nanowire. A plurality of wrap gate electrodes may be arranged at different positions along a nanowire to tailor the charge carrier concentration and/or type along the length of the nanowire.

It should be noted that, when the voltage is applied to the first wrap gate electrode 111 that surrounds the first lengthwise region 121, a portion 101 of the nanowire 105 associated with the first lengthwise region 121 changes charge carrier concentration. Analogously, when the voltage is applied to a second or a third wrap gate electrode 111 that surrounds a second lengthwise region 121 and a third lengthwise region 113, respectively, portions 102,103 of the nanowire 105 changes charge carrier concentration. The magnitude of the voltage applied determines the extension of said portion and if the conductivity type is changed. Figs. 3a-i schematically illustrates embodiments of the present invention with different wrap gate electrode and conductivity type configuration. Although the embodiments are illustrated at an active state when the applied voltage is relatively low and the portions that have changed conductivity type only extend partly into the nanowire or the adjacent regions it should be understood that at a higher voltage level said portions will have larger extension, i.e. the nanowire will change conductivity type over the whole width and over a complete region at a pre-determined voltage level. Only at a certain voltage level a lengthwise junction is formed. A brief description of each of the Figs. 3a-i are given in the following. In fig. 3a the first and second lengthwise regions 121,122 are of p-type, and when applying a voltage (potential) to the first wrap gate electrode 111, which is arranged at the said first region 121, at least a portion of the said first region is transferred to n-type. Thus a pn-junction is eventually formed between the said first and second regions 121,122. In Fig. 3b a first and a second region 121,122 are gated by a first and a second wrap gate electrode 111,112, respectively. The nanowire is at least in said regions intrinsic and by applying voltages to the wrap gate electrodes 111,112 at least a portion of the first region becomes n-type and at least a portion of the second region becomes p-type, thereby eventually forming an artificial pn-junction between the first and second regions. The nanowire in Fig. 3c comprises a n-type region 123 and a p-type region with an intrinsic region in-between. By applying voltage to one or more of the wrap gate electrodes, one wrap gate electrode surrounding each region, the interfaces between the intrinsic region 121 and the adjacent regions 122,123 can be moved. In Fig. 3d the nanowire comprises a p-type material in the first region 121 and a n-type material in the second region 122. By operating the device in accordance with Fig. 3a the pn-junction between the first and second regions can be erased. Fig. 3e is the same as Fig. 3a although having intrinsic regions 121,122. In Fig. 3e the first region 121 is p-type and the second region 122 is n-type, but by applying

voltages to wrap gate electrodes arranged at each region 121,122 the charge carrier type can be changed, i.e. the pn junction becomes a np junction. Figs. 3f-g are analogous to Fig. 3c, although with different voltages applied to the wrap gate electrodes or a different configuration of wrap gate electrodes active. Fig. 3i schematically illustrates how an interface between a p-type region and a n-type region can be moved.

The activation of one or a plurality of wrap gates gives the possibility to locally force the band gap in one direction or the other. By having two adjacent wrap gate electrodes forcing the band gap in different directions an artificial pn junction may be accomplished. This makes it is possible to replace conventional doping of nanowires. By way of example this enables the formation of an improved pn junction without space charges in the depletion region as in conventional devices.

As mentioned, the nanowires of the present invention may be e.g. undoped (intrinsic) or only p- or n-doped, which simplifies the manufacturing of nanowire semiconductor devices. The nanowires can be homogenous with respect to doping, however not limited to this. This opens up new possibilities, such as the possibility to use thinner nanowires, which have a true one dimensional behaviour.

The present invention allows the construction of a semiconductor device comprising inhomogeneous induction of regions where transport is carried by electrons and/or holes along a nanowire, where, for instance, one half of the nanowire will be electron-conducting and the other half be hole-conducting, thus effectively providing a tunable artificial pn junction along the length of the nanowire. One advantage of the present invention is that, in principle, undoped nanowires, for which carriers are provided from the gated regions, are used. This enables semiconductor devices, such as rectifiers and light-emitting diodes, which are intimately based on the unique opportunities offered by nanowires. Although single pn junctions have been described above, other kinds of combination of regions behaving as n- and p-regions will be possible, e.g. a gate-induced n-p-n bipolar transistor configuration.

Fig. 4a schematically illustrates local conversion of an otherwise depleted nominally undoped (60 nm diameter) GaAs nanowire 105 according to Fig. 2b, wherein a first region 121 closest to a (p-type) substrate 104 is converted to p-type conductivity, and a

second region 122, closest to a n-type termination of the nanowire is converted to n-type conductivity when voltages are applied to the wrap gate electrodes 111,112. These wrap gate electrodes 111,112 can be part of one electrical circuit having a common voltage source in-between, whereby the interface between the converted regions can be moved. For zero-potential on the gates the nanowire 105 is depleted and for +/- 3 V on the two gates 111, 112 an n- and p-doped behaviour is resembled. With an applied bias between substrate and the n-type termination, this will operate as an artificial pn junction, by way of example for use as a nano-LED. In one embodiment of the present invention the semiconductor device is functional as such an LED having at least two wrap gate electrodes allowing an recombination region of the LED to be moved along the length of the nanowire, e.g. to obtain a wave-length tunable LED having a graded composition along the length of the nanowire. The graded composition may comprise segments of different composition along the length of the nanowire. Varying dimension, i.e. diameter, is along the length of the nanowire can be used to alone or in combination with varying composition in order to accomplish the tunable LED. Fig. 4b schematically illustrates the behaviour with the applied bias and Fig. 4c illustrates the spatial distribution of electrons and holes at 0V bias and at 1.3V bias.

Referring to Figs. 5a-b, one embodiment of a semiconductor device according to the present invention comprises a first nanowire 105 having a sequence of quantum wells 115 distributed along the length thereof. One or more wrap gate electrodes are arranged at different positions along the length of the nanowire which allows tuning of recombination region to produce light to any of the quantum wells in order to generate light having a predetermined wavelength determined by the composition of the quantum well. In such way switching between discrete wavelengths in a nanowire LED device is conceivable. The wavelength of light emitted from a plurality of nanowires may also be combined to have a broader spectrum. Fig. 5a illustrates a nanowire 105 having two quantum wells of different composition in a position in-between the first and the second wrap gate electrode. By varying the voltages applied to the first and the second wrap gate electrodes 111,112 the extension of the extensions of the portions of the nanowire 105 that have changed charge carrier type from intrinsic to either p-type or n-type can be varied. Thereby the recombination region can be moved to either of the quantum wells. Fig. 5b illustrates another embodiment comprising only a first gate 111 arranged at a first lengthwise region 121 having intrinsic conductivity type in the

passive state. In a second lengthwise region 122 the nanowire is of p-type. The recombination region can be moved between two quantum wells of different composition in-between the first and the second regions 121,122.

A mentioned above, the doping of nanowires is challenging. In particular doping of nitride-based III-V semiconductors, for example Mg-doping of GaN, is challenging. The performance of semiconductor devices made of this kind of materials, such as nanowire LEDs, can be improved by using wrap gates to increase the concentration of holes at the recombination region.

Referring to Fig. 6, one embodiment of a semiconductor device according to the present invention comprises at least a first nanowire 205 comprising a nanowire core 207 and at least a first shell layer 208 epitaxially arranged on the core 207 and at least partly surrounding the nanowire core 207, providing a radial heterostructure. At least a first wrap gate electrode 211 is arranged at a first region 221 of the nanowire 205.

In one embodiment of the present invention both the core and one or more quantum wells defined in the first shell layer surrounding the core are conducting, with the carrier concentration in the shell layer being controlled by a first wrap-gate.

In one implementation of this embodiment both the core and the shell layer are adapted to be electron-conducting by activation of the wrap gate electrode. In another implementation of this embodiment the core is adapted to be n-conducting and the shell to be p-conducting by activation of the wrap gate electrode. In yet another implementation of this embodiment the charge carrier type is tunable.

One embodiment of a semiconductor device according to the present invention comprises a nanowire having a GaAs core and an AlGaAs shell layer. This core-shell structure allows an opportunity to form spatially indirect excitons, i.e. with electrons and holes separated radially. Studies of PL from excitons recombining in the core and in the shell layer of the GaAs/AlGaAs core-shell structure are shown in Fig. 4.

Referring to Figs. 7a-b, in one embodiment of the present invention the semiconductor device is a thermoelectric element. Wrap gate controlled nanowires 305 makes it possible to use the thermoelements of the present invention in room-temperature thermoelectrics. In general nanowire based technology is considered to be an extremely

promising candidate for thermoelectric materials with an energy-conversion efficiency that exceeds traditional cooling and power conversion technologies. One challenge in the field is however the need for both p- and n-type nanowires with equally good performance characteristics to form a thermocouple. N-type devices are usually
5 considered due to the substantially higher mobility for the electrons than for the holes in a typical III/V material. In this embodiment wrap-gate induced carrier conduction is used to define p- and n-type nanowires 305, 306 from otherwise identical nanowires, and tune these such that their performance matches, thus optimizing the performance of the resulting thermoelectric element, such as e.g. a thermocouple or a Peltier
10 element. In one implementation of this embodiment an entire wafer with a checker-board pattern of n- and p-regions are operated to provide thermoelectric effects for heating/cooling.

In another embodiment of the present invention, wherein the semiconductor device is functional as a thermoelectric element, the semiconductor device comprises a radial
15 heterostructure as described above, i.e. a nanowire with a n-type core 307 and a p-type shell layer 308, and at least a first wrap gate electrode 311 surrounding a first region 321 of the nanowire 305 together forming a single-nanowire Peltier element. Whereas an array of a very large number of such nano-Peltier elements could be used for cooling or power generation, a single such element might also represent an extremely effective
20 nano-spot cooler.

One embodiment of the present invention is related to spintronics. In this embodiment wrap-gate-induced carrier-modulation is used for formation and manipulation of ferromagnetic properties of dilutely doped magnetic semiconductors. It is known that free carriers, i.e. free holes, are mediating and inducing the spin-coupling between the
25 magnetic impurities, which in most cases are Mn-impurities with concentrations up to the %-level. Until now, this carrier-mediated spin-coupling leading to ferromagnetic behavior has been extremely difficult to control since the hole-concentration is intimately correlated with the Mn-doping concentration. By arranging one or more wrap gates around nanowires comprising said magnetic semiconductors in a manner
30 described above the present invention it is possible to separately tune the free-carrier concentration using the wrap-gate-induced carrier-modulation.

In one implementation of this embodiment a semiconductor device according to the present invention comprises dense arrays of Mn-doped III-V nanowires, for which an external gate is used to switch the ferromagnetism on and off. This device could be used for magnetic storage. By arranging the nanowires, for example in row and columns, single nanowires are easily addressed. The anisotropy determined by the one-dimensional nature of the nanowires and the two-dimensional array arrangement improves the performance at higher temperatures as compared to conventional storage mediums. Analogously to the gating of nanowires in order to create artificial junctions above and to provide tunable LEDs a plurality of regions, the ferromagnetic properties of multiple regions of one nanowire can be controlled by a plurality of wrap gates arranged along the length of the nanowire. The basic structure for the wrap-gate-induced carrier-modulation for formation and manipulation of ferromagnetic properties is best illustrated by Fig. 1a and Fig. 2a. The charge carrier concentration of the nanowire is locally controlled, not in order to change charge carrier type, but such that the ferromagnetic properties are changed.

Nanowires in semiconductor devices according to the present invention may have a smaller diameter than used in the prior art. The diameter of nanowires in prior art semiconductor devices is typically more than 30nm, often in the range of 30-50nm. The present invention allow the use of nanowires having a diameter less than 30 nm, preferably less than 20nm, and more preferably in the range of 10-20nm. This is possible since modulation of the charge carrier concentration and/or type of essentially undoped nanowires is used. The present invention is however not limited to homogeneous nanowires, nanowires having a graded or varying composition along the length thereof may be used. Furthermore, radial heterostructures may be utilized, as explained above.

The present invention makes it is possible to manipulate the carrier concentration over large ranges, including carrier inversion, and to do so independently for different segments along nanowires. This approach offers a complete tuning of the Fermi-energy in ideal one dimensional nanowires.

Based on experiences in the creation of ultra-short gate-lengths (about 50 nm), it is possible to stack such wrap-gates vertically. This will enable control of the transport

channel of a nanowire along the length thereof via single quantum dots or single electron turn-stile designs.

While the invention has been described for single nanowires it is to be understood that a very large number (few to millions of) nanowires can be collectively gated in identical
5 fashions.

While the invention has been described in connection with what is presently considered to be the most practical and preferred embodiments, it is to be understood that the invention is not intended to be limited to the disclosed embodiments, on the contrary, it is intended to cover various modifications and equivalent arrangements within the
10 scope of the appended claims.

CLAIMS

1. A semiconductor device comprising at least a first semiconductor nanowire (105), characterized in that the first nanowire (105) comprises a first lengthwise region (121) of a first conductivity type, a second lengthwise region (122) of a second conductivity type, and at least a first wrap gate electrode (111) arranged at the first region (121) of the nanowire (105) in order to vary the charge carrier concentration in at least a first portion (101) of the nanowire (105) associated with the first lengthwise region (121) when a voltage is applied to the first wrap gate electrode (111).
5
2. The semiconductor device according to claim 1, wherein the second lengthwise region (122) is arranged in sequence with the first lengthwise region (121) along the length of the nanowire (105).
10
3. The semiconductor device according to claim 1, wherein the second lengthwise region (122) is arranged in a second nanowire (106) being in electrical contact with the first nanowire.
15
4. The semiconductor device according to anyone of claims 1 to 3, wherein a second wrap gate electrode (112) is arranged at the second lengthwise region (122) to vary the charge carrier concentration in at least a portion (102) associated with the second lengthwise region (122) when a voltage is applied to the second wrap gate electrode (112).
20
5. The semiconductor device according to anyone of claims 1 or 4, wherein the first lengthwise region (121) and the second lengthwise region (122) are of the same conductivity type.
6. The semiconductor device according to claim 6, wherein at least the first lengthwise region (121) and the second lengthwise region (122) are homogenous with respect to composition and/or doping.
25
7. The semiconductor device according to claim 5, wherein the first and the second lengthwise regions (121,122) comprise at least two heterostructure segments of different composition.

8. The semiconductor device according to anyone of claims 1 to 7 comprising an artificial lengthwise junction (114) at an interface (116) between the first lengthwise region (121) the second lengthwise region (122), with different conductivity type on each side of the junction (114) and with the portion (101) on one side thereof, the junction being formed when the voltage is applied.
9. The semiconductor device according to claim 8, wherein the artificial lengthwise junction (114) is a pn junction.
10. The semiconductor device according to anyone of claims 1 to 3, wherein the first lengthwise region (121) and the second lengthwise region (122) are of different conductivity type.
11. The semiconductor device according to claim 10, wherein an interface (116) between the first lengthwise region (121) and the second lengthwise region (122), with the portion (101) on one side thereof, comprises an lengthwise junction (114) with different conductivity type on each side of the junction (114) and the first wrap gate electrode (111) is adapted to move the lengthwise junction (114) when the voltage is applied.
12. The semiconductor device according to anyone of claims 1 to 11, wherein the first nanowire (105) comprises a third lengthwise region (123), the first lengthwise region (121) being placed between the second and third lengthwise regions (122,123), and wherein one or more wrap gate electrodes (111,112,113) are adapted to control the width and position of a depletion region between a p-type region and a n-type region.
13. The semiconductor device according to anyone of claims 4 to 12, wherein the nanowire (105) comprises an artificial junction (114) formed by the first region (121) having the first wrap gate electrode (111) and the second region (122) having the second wrap gate electrode (112), being adapted to be vary the charge carrier concentration so that either of the first and second regions (121, 122) is a p-type region, and the other is a n-type region.
14. The semiconductor device according to any of the preceding claims, wherein said regions (121,122,123) and one or more wrap gate electrodes

(111,112,113) provides an artificial pn or pin junction for the production of light, the active region being adapted to be moved between heterostructure segments of different composition and/or dimension to produce light having different wavelength.

- 5 15. The semiconductor device according to any of the preceding claims, wherein said regions (121,122,123) and one or more wrap gate electrodes (111,112,113) provides an artificial pn junction for the production of light, the active region being adapted to be moved along a nanowire segment of a graded composition to produce light having different wavelength.
- 10 16. The semiconductor device according to claim 1, wherein the nanowire (105) comprises a core (107) and at least a first shell layer (108) forming a radial heterostructure, and the first wrap gate electrode (111) is adapted to be used for varying the charge carrier concentration in a radial direction of the first lengthwise region (121) of said first nanowire (105) when a voltage is
15 applied to the first wrap gate electrode (111).
17. The semiconductor device according to claim 16, wherein the radial heterostructure is adapted to comprise an active region to produce light when the voltage is applied.
18. The semiconductor device according to any of the preceding claims, wherein
20 at least the first lengthwise region (121) of the first nanowire (105) comprises a magnetic semiconductor material having ferromagnetic properties that can be varied by the variation of the charge carrier concentration of the first lengthwise region (121).
19. The semiconductor device according to claim 18, wherein the first wrap gate
25 electrode (411) is arranged at the first region (421) of the first nanowire (405) to switch the ferromagnetism in the first region (421) on and off.
20. The semiconductor device according to any of the preceding claims, wherein said nanowires (105, 106) are epitaxially arranged on a substrate (102), and the nanowires (105, 106) are protruding from the substrate.

21. The semiconductor device according to any of the preceding claims, wherein the first nanowire comprises a sequence of quantum wells distributed along the length thereof and one or more wrap gate electrodes are arranged at different positions along the length of the nanowire to provide tuning of an active region to produce light to any of the quantum wells.
- 5
22. A method of modulating the properties of a first nanowire (105) using at least a first wrap gate electrode (111) arranged at a first region (121) of the first nanowire (105), characterised in that the method comprises the step of varying the charge carrier concentration and/or type or the ferromagnetic properties of the first region (121) of said first nanowire (105) when a voltage is applied to the first wrap gate electrode (111).
- 10
23. The method according to claim 22, wherein the step of varying the charge carrier concentration and/or type is adapted to provide an artificial pn or junction when the voltage is applied to the first wrap gate electrode (111).




Fig. 1A




Fig. 1B




Fig. 2A




Fig. 2B

3/7




Fig. 3

4/7




Fig. 4A




Fig. 4B




Fig. 4C




Fig. 5A




Fig. 5B




Fig. 6




Fig. 7A




Fig. 7B

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE2009/050388

A. CLASSIFICATION OF SUBJECT MATTER

IPC: see extra sheet

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC: H01L, B82B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-INTERNAL, WPI DATA, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 20070052012 A1 (FORBES), 8 March 2007 (08.03.2007), figures 3,8-9, abstract, paragraphs (0009)-(0010), (0028-(0032), (0045)-(0047)	1-3,8-12,20, 22-23
Y	--	13
X	DE 102006009721 A1 (INFINEON TECHNOLOGIES AG), 6 Sept 2007 (06.09.2007), figure 3A, abstract, paragraphs (0014),(0031),(0067)	1,4
X	EP 1804286 A1 (INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM), 4 July 2007 (04.07.2007), figure 12A, abstract, paragraphs (0156)-(0157)	5-6
Y	--	7

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search 23 July 2009	Date of mailing of the international search report 24-07-2009
Name and mailing address of the ISA/ Swedish Patent Office Box 5055, S-102 42 STOCKHOLM Facsimile No. +46 8 666 02 86	Authorized officer Cecilia Håkansson / JA A Telephone No. +46 8 782 25 00

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE2009/050388

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	WO 2004034467 A2 (DEHON, ANDRE ET AL), 22 April 2004 (22.04.2004), figures 3,4, abstract, paragraphs (0035)-(0040) --	7
X	WO 2008034850 A2 (QUNANO AB), 27 March 2008 (27.03.2008), page 17, line 15 - page 18, line 22, figure 10, abstract --	16-17
A	WO 0051186 A1 (CLAWSON, JOSEPH, E.), 31 August 2000 (31.08.2000), whole document --	1,8-11,15, 22-23
A	WO 2005076363 A1 (FORSHUNGSZENTRUM JÜLICH GMBH), 18 August 2005 (18.08.2005), abstract --	16-17
A	JP 2007184566 A, CANON INC. 2007-07-19: (abstract) Retrieved from: PAJ database -- -----	14-15,21

INTERNATIONAL SEARCH REPORT

International application No.
PCT/SE2009/050388

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

- 1. Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:

- 2. Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

- 3. Claims Nos.:
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

Se Supplemental Box

.../...

- 1. As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
- 2. As all searchable claims could be searched without effort justifying an additional fees, this Authority did not invite payment of any additional fees.
- 3. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

- 4. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- No protest accompanied the payment of additional search fees.

Box III

A posteriori, the following separate inventions were identified:

1: Claims 1-4, 8-15 and 18-23 directed to a nanowire semiconductor device with a first lengthwise region of a first conductivity type and a second lengthwise region of a second conductivity type

2: Claims 5-7 directed to a nanowire semiconductor device where a first and a second lengthwise region have the same conductivity type.

3: Claims 16-17 directed to nanowire semiconductor device with a core-shell structure, where the junction is formed at the interface between the core and shell.

The present application has been considered to contain 3 inventions which are not linked such that they form a single general inventive concept, as required by Rule 13 PCT for the following reasons:

The single general concept of the present application is the teaching that a nanowire semiconductor device with a first wrap gate situated on a first lengthwise region of a first conductivity type. On the first region is a second lengthwise region arranged with a second conductivity type. The charge carrier concentration is varied when a voltage is applied to the wrap gate electrode.

The most relevant prior art is represented by US20070052012 A1 (D1). Document D1 (see abstract, paragraphs (0009)-(0010), (0028-0032), (0045-00047) figures 3, 8-9) describes a nanowire semiconductor device where nanowire protrudes from a p-doped substrate. The region closest to the substrate is p-doped and the top of the nanowire is n-doped. A wrap-gate surrounds the p-doped part of the nanowire. When the gate is biased, n-like channels are created along the sidewalls of the p-doped nanowire allowing electrons tunnel from substrate to the n-doped part of the nanowire.

Thus, the single general concept is known and cannot be considered as a single general inventive concept in the sense of Rule 13.1 PCT.

.../...

Box III

No other features can be distinguished which can be considered as the same or corresponding special technical features in the sense of Rule 13.2 PCT.

Thus, the application lacks unity of invention.

Nevertheless, a search has been carried out which related to the subject matter of all claims and all the inventions mentioned above.

International patent classification (IPC)

B82B 1/00 (2006.01)
H01L 29/06 (2006.01)
H01L 29/12 (2006.01)
H01L 29/775 (2006.01)
H01L 29/778 (2006.01)

Download your patent documents at www.prv.se

The cited patent documents can be downloaded:

- From "Cited documents" found under our online services at www.prv.se (English version)
- From "Anförda dokument" found under "e-tjänster" at www.prv.se (Swedish version)

Use the application number as username. The password is **WEJYETNBMB**.

Paper copies can be ordered at a cost of 50 SEK per copy from PRV InterPat (telephone number 08-782 28 85).

Cited literature, if any, will be enclosed in paper form.

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.
PCT/SE2009/050388

US	20070052012	A1	08/03/2007	NONE		

DE	102006009721	A1	06/09/2007	NONE		

EP	1804286	A1	04/07/2007	NONE		

WO	2004034467	A2	22/04/2004	AT	360873 T	15/05/2007
				AT	421147 T	15/01/2009
				AU	2003298529 A	29/07/2004
				AU	2003298530 A	04/05/2004
				DE	60313462 D,T	03/01/2008
				DE	60325903 D	05/03/2009
				EP	1525585 A	27/04/2005
				EP	1525586 A,B	25/04/2007
				EP	1758126 A	14/03/2007
				JP	2005539404 T	22/12/2005
				JP	2006512782 T	13/04/2006
				WO	2004061859 A	03/02/2005

WO	2008034850	A2	27/03/2008	NONE		

WO	0051186	A1	31/08/2000	EP	1159761 A	19/04/2006
				JP	4039600 B	30/01/2008
				JP	2002538606 T	12/11/2002
				JP	2006231513 A	07/09/2006

WO	2005076363	A1	18/08/2005	DE	102004005363 A	08/09/2005
				EP	1711964 A	18/10/2006
				JP	2007535137 T	29/11/2007
				US	20070267626 A	22/11/2007
