



- (51) International Patent Classification:  
*H04N 19/105* (2014.01)
- (21) International Application Number:  
PCT/CN2020/094905
- (22) International Filing Date:  
08 June 2020 (08.06.2020)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
PCT/CN2019/090261  
06 June 2019 (06.06.2019) CN  
PCT/CN2019/101793  
21 August 2019 (21.08.2019) CN
- (71) Applicants: **BEIJING BYTEDANCE NETWORK TECHNOLOGY CO., LTD.** [CN/CN]; Room B-0035, 2/F, No. 3 Building, No. 30, Shixing Road, Shijingshan District, Beijing 100041 (CN). **BYTEDANCE INC.** [US/US]; 12655 West Jefferson Boulevard, Sixth Floor, Suite No. 137, Los Angeles, California 90066 (US).
- (72) Inventors: **ZHANG, Kai**; 12655 West Jefferson Boulevard, Sixth Floor, Suite No. 137, Los Angeles, California 90066 (US). **ZHANG, Li**; 12655 West Jefferson Boulevard, Sixth Floor, Suite No. 137, Los Angeles, California 90066 (US). **LIU, Hongbin**; Jinritoutiao Post Office, Chi-

na Satellite Communications Tower No. 63, Zhichun Road, Haidian District, Beijing 100080 (CN). **DENG, Zhipin**; Jinritoutiao Post Office, China Satellite Communications Tower No. 63, Zhichun Road, Haidian District, Beijing 100080 (CN). **WANG, Yang**; Jinritoutiao Post Office, China Satellite Communications Tower No. 63, Zhichun Road, Haidian District, Beijing 100080 (CN). **WANG, Yue**; Jinritoutiao Post Office, China Satellite Communications Tower No. 63, Zhichun Road, Haidian District, Beijing 100080 (CN).

(74) Agent: **LIU, SHEN & ASSOCIATES**; 10th Floor, Building 1, 10 Caihefang Road, Haidian District, Beijing 100080 (CN).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ,

(54) Title: SIMPLIFIED TRANSFORM CODING TOOLS




FIG. 17A

(57) Abstract: Devices, systems and methods for digital video coding, which includes using multiple transforms, are described. In a representative aspect, a method for video processing includes selecting, as part of a multiple transform selection (MTS) process, a common transform as both a vertical transform and a horizontal transform, and applying, as part of performing a conversion between a current block of a video and a bitstream representation of the video, the vertical transform and the horizontal transform to the current block.

WO 2020/244662 A1

UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Declarations under Rule 4.17:**

— *of inventorship (Rule 4.17(iv))*

**Published:**

— *with international search report (Art. 21(3))*

## SIMPLIFIED TRANSFORM CODING TOOLS

### CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] Under the applicable patent law and/or rules pursuant to the Paris Convention, this application is made to timely claim the priority to and benefits of International Patent Application No. PCT/CN2019/090261 filed on June 6, 2019 and International Patent Application No. PCT/CN2019/101793 filed on August 21, 2019. For all purposes under the law, the entire disclosures of the aforementioned applications are incorporated by reference as part of the disclosure of this application.

### TECHNICAL FIELD

[0002] This patent document relates to video coding and decoding techniques, devices and systems.

### BACKGROUND

[0003] In spite of the advances in video compression, digital video still accounts for the largest bandwidth use on the internet and other digital communication networks. As the number of connected user devices capable of receiving and displaying video increases, it is expected that the bandwidth demand for digital video usage will continue to grow.

### SUMMARY

[0004] Devices, systems and methods related to digital video coding, and specifically, methods on multiple transforms for video coding, are described. The described methods may be applied to both the existing video coding standards (e.g., High Efficiency Video Coding (HEVC)) and future video coding standards (e.g., Versatile Video Coding (VVC)) or codecs.

[0005] In yet another representative aspect, the disclosed technology may be used to provide an example method for video processing. This method includes selecting, as part of a multiple transform selection (MTS) process, a common transform as both a vertical transform and a horizontal transform, and applying, as part of performing a conversion between a current block of a video and a bitstream representation of the video, the vertical transform and the horizontal transform to the current block.

**[0006]** In yet another representative aspect, the disclosed technology may be used to provide an example method for video processing. This method includes selecting, for a current block of a video as part of a multiple transform selection (MTS) process, one or more transforms that exclude a Discrete Sine Transform of Type VIII (DST VIII), and applying, as part of performing a conversion between the current block and a bitstream representation of the video, the one or more transforms to the current block based on the current block being coded with a sub-block transform (SBT).

**[0007]** In yet another representative aspect, the disclosed technology may be used to provide an example method for video processing. This method includes selecting, for a current block of a video, a vertical transform and a horizontal transform as part of an MTS process, wherein the current block is coded with a sub-block transform (SBT) based on a size of a transform block (TB) being smaller than a size of the current block, wherein the TB has a height (H) and a width (W), and wherein H and W are positive integers, and performing, based on the selecting, a conversion between the current block and a bitstream representation of the video.

**[0008]** In yet another representative aspect, the disclosed technology may be used to provide an example method for video processing. This method includes making a decision, for a current block of a video and based on one or more messages signaled in a bitstream representation of the video, regarding applying a transform coefficient zero-out process, and performing, based on the decision, a conversion between the current block and the bitstream representation, wherein the one or more messages are signaled in a video parameter set (VPS), a sequence parameter set (SPS), a picture parameter set (PPS), an adaptation parameter set (APS), a decoder parameter set (DPS), a slice header, a picture header, a sequence header, a tile group header, a tile, a coding tree unit (CTU) row, a CTU, a coding unit (CU), a prediction unit (PU), or a transform unit (TU).

**[0009]** In yet another representative aspect, the disclosed technology may be used to provide an example method for video processing. This method includes making a decision, for a current block of a video and based on a size and a type of a transform, regarding applying a transform coefficient zero-out, and performing, based on the decision, a conversion between the current block and the bitstream representation.

**[0010]** In yet another representative aspect, the disclosed technology may be used to provide an example method for video processing. This method includes making a decision, for a current block of a video and based on an implicit transform of a multiple transform selection (MTS)

process, regarding applying a transform coefficient zero-out, and performing, based on the decision, a conversion between the current block and the bitstream representation, wherein an implicit MTS process includes using a characteristic of the current block to determine a transform used during the conversion.

**[0011]** In yet another representative aspect, the above-described method is embodied in the form of processor-executable code and stored in a computer-readable program medium.

**[0012]** In yet another representative aspect, a device that is configured or operable to perform the above-described method is disclosed. The device may include a processor that is programmed to implement this method.

**[0013]** In yet another representative aspect, a video decoder apparatus may implement a method as described herein.

**[0014]** The above and other aspects and features of the disclosed technology are described in greater detail in the drawings, the description and the claims.

#### BRIEF DESCRIPTION OF THE DRAWINGS

**[0015]** FIG. 1 shows an example of an encoder block diagram.

**[0016]** FIG. 2 shows an example of 67 intra prediction modes.

**[0017]** FIGS. 3A and 3B show examples of reference samples for wide-angle intra prediction modes for non-square blocks.

**[0018]** FIG. 4 shows an example of a discontinuity when using wide-angle intra prediction.

**[0019]** FIGS. 5A–5D show examples of samples used by a position-dependent intra prediction combination (PDPC) method.

**[0020]** FIG. 6 shows an example of divisions of  $4 \times 8$  and  $8 \times 4$  blocks.

**[0021]** FIG. 7 shows an example of divisions all blocks except  $4 \times 8$ ,  $8 \times 4$  and  $4 \times 4$ .

**[0022]** FIG. 8 shows an example of dividing a block of  $4 \times 8$  samples into two independently decodable areas.

**[0023]** FIG. 9 shows an example of the order of processing of the rows of pixels to maximize throughput for  $4 \times N$  blocks with vertical predictor.

**[0024]** FIG. 10 shows an example of a secondary transform in JEM.

**[0025]** FIG. 11 shows an example of the proposed reduced secondary transform (RST).

**[0026]** FIG. 12 shows examples of the forward and inverse reduced transforms.

- [0027] FIG. 13 shows an example of a forward RST  $8 \times 8$  process with a  $16 \times 48$  matrix.
- [0028] FIG. 14 shows an example of scanning positions 17 through 64 in an  $8 \times 8$  block for a non-zero element.
- [0029] FIG. 15 shows an example of sub-block transform modes SBT-V and SBT-H.
- [0030] FIGS. 16A and 16B illustrate examples of scan region based coefficient coding.
- [0031] FIGS. 17A–17F show flowcharts of example methods for video processing.
- [0032] FIG. 18 is a block diagram of an example of a hardware platform for implementing a visual media decoding or a visual media encoding technique described in the present document.
- [0033] FIG. 19 is a block diagram of an example video processing system in which disclosed techniques may be implemented.

## DETAILED DESCRIPTION

### 1 Introduction

[0034] Due to the increasing demand of higher resolution video, video coding methods and techniques are ubiquitous in modern technology. Video codecs typically include an electronic circuit or software that compresses or decompresses digital video, and are continually being improved to provide higher coding efficiency. A video codec converts uncompressed video to a compressed format or vice versa. There are complex relationships between the video quality, the amount of data used to represent the video (determined by the bit rate), the complexity of the encoding and decoding algorithms, sensitivity to data losses and errors, ease of editing, random access, and end-to-end delay (latency). The compressed format usually conforms to a standard video compression specification, e.g., the High Efficiency Video Coding (HEVC) standard (also known as H.265 or MPEG-H Part 2), the Versatile Video Coding (VVC) standard to be finalized, or other current and/or future video coding standards.

[0035] Embodiments of the disclosed technology may be applied to existing video coding standards (e.g., HEVC, H.265) and future standards to improve runtime performance. Section headings are used in the present document to improve readability of the description and do not in any way limit the discussion or the embodiments (and/or implementations) to the respective sections only.

### 2 Embodiments and examples for methods on multiple transforms

#### 2.1 Color space and chroma subsampling

[0036] Color space, also known as the color model (or color system), is an abstract mathematical model which simply describes the range of colors as tuples of numbers, typically as 3 or 4 values or color components (e.g. RGB). Basically speaking, color space is an elaboration of the coordinate system and sub-space.

[0037] For video compression, the most frequently used color spaces are YCbCr and RGB.

[0038] YCbCr, Y'CbCr, or Y Pb/Cb Pr/Cr, also written as YCBCR or Y'CBCR, is a family of color spaces used as a part of the color image pipeline in video and digital photography systems. Y' is the luma component and CB and CR are the blue-difference and red-difference chroma components. Y' (with prime) is distinguished from Y, which is luminance, meaning that light intensity is nonlinearly encoded based on gamma corrected RGB primaries.

[0039] Chroma subsampling is the practice of encoding images by implementing less resolution for chroma information than for luma information, taking advantage of the human visual system's lower acuity for color differences than for luminance.

[0040] 4:4:4 Format. Each of the three Y'CbCr components have the same sample rate, thus there is no chroma subsampling. This scheme is sometimes used in high-end film scanners and cinematic post production.

[0041] 4:2:2 Format. The two chroma components are sampled at half the sample rate of luma: the horizontal chroma resolution is halved. This reduces the bandwidth of an uncompressed video signal by one-third with little to no visual difference

[0042] 4:2:0 Format. In 4:2:0, the horizontal sampling is doubled compared to 4:1:1, but as the Cb and Cr channels are only sampled on each alternate line in this scheme, the vertical resolution is halved. The data rate is thus the same. Cb and Cr are each subsampled at a factor of 2 both horizontally and vertically. There are three variants of 4:2:0 schemes, having different horizontal and vertical siting.

[0043]       ○ In MPEG-2, Cb and Cr are cosited horizontally. Cb and Cr are sited between pixels in the vertical direction (sited interstitially).

[0044]       ○ In JPEG/JFIF, H.261, and MPEG-1, Cb and Cr are sited interstitially, halfway between alternate luma samples.

[0045]       ○ In 4:2:0 DV, Cb and Cr are co-sited in the horizontal direction. In the vertical direction, they are co-sited on alternating lines.

## **2.2 Coding flow of a typical video codec**

[0046] FIG. 1 shows an example of encoder block diagram of VVC, which contains three in-loop filtering blocks: deblocking filter (DF), sample adaptive offset (SAO) and ALF. Unlike DF, which uses predefined filters, SAO and ALF utilize the original samples of the current picture to reduce the mean square errors between the original samples and the reconstructed samples by adding an offset and by applying a finite impulse response (FIR) filter, respectively, with coded side information signaling the offsets and filter coefficients. ALF is located at the last processing stage of each picture and can be regarded as a tool trying to catch and fix artifacts created by the previous stages.

### 2.3 Intra mode coding with 67 intra prediction modes

[0047] To capture the arbitrary edge directions presented in natural video, the number of directional intra modes is extended from 33, as used in HEVC, to 65. The additional directional modes are depicted as red dotted arrows in FIG. 2, and the planar and DC modes remain the same. These denser directional intra prediction modes apply for all block sizes and for both luma and chroma intra predictions.

[0048] Conventional angular intra prediction directions are defined from 45 degrees to -135 degrees in clockwise direction as shown in FIG. 1. In VTM2, several conventional angular intra prediction modes are adaptively replaced with wide-angle intra prediction modes for the non-square blocks. The replaced modes are signaled using the original method and remapped to the indexes of wide angular modes after parsing. The total number of intra prediction modes is unchanged (e.g., 67), and the intra mode coding is unchanged.

[0049] In HEVC, every intra-coded block has a square shape and the length of each of its side is a power of 2. Thus, no division operations are required to generate an intra-predictor using DC mode. In VTM2, blocks can have a rectangular shape that necessitates the use of a division operation per block in the general case. To avoid division operations for DC prediction, only the longer side is used to compute the average for non-square blocks.

### 2.4 Wide-angle intra prediction for non-square blocks

[0050] In some embodiments, conventional angular intra prediction directions are defined from 45 degrees to -135 degrees in clockwise direction. In VTM2, several conventional angular intra prediction modes are adaptively replaced with wide-angle intra prediction modes for non-square blocks. The replaced modes are signaled using the original method and remapped to the indexes of wide angular modes after parsing. The total number of intra prediction modes for a

certain block is unchanged, e.g., 67, and the intra mode coding is unchanged.

[0051] To support these prediction directions, the top reference with length  $2W+1$ , and the left reference with length  $2H+1$ , are defined as shown in the examples in FIGS. 3A and 3B.

[0052] In some embodiments, the mode number of replaced mode in wide-angular direction mode is dependent on the aspect ratio of a block. The replaced intra prediction modes are illustrated in Table 1.

**Table 1: Intra prediction modes replaced by wide-angle modes**

<i>Condition</i>	<i>Replaced intra prediction modes</i>
$W / H == 2$	Modes 2,3,4,5,6,7
$W / H > 2$	Modes 2,3,4,5,6,7,8,9,10,11
$W / H == 1$	None
$H / W == 1/2$	Modes 61,62,63,64,65,66
$H / W < 1/2$	Mode 57,58,59,60,61,62,63,64,65,66

[0053] As shown in FIG. 4, two vertically-adjacent predicted samples may use two non-adjacent reference samples in the case of wide-angle intra prediction. Hence, low-pass reference samples filter and side smoothing are applied to the wide-angle prediction to reduce the negative effect of the increased gap  $\Delta p_{\alpha}$ .

## 2.5 Examples of position dependent intra prediction combination (PDPC)

[0054] In the VTM2, the results of intra prediction of planar mode are further modified by a position dependent intra prediction combination (PDPC) method. PDPC is an intra prediction method which invokes a combination of the un-filtered boundary reference samples and HEVC style intra prediction with filtered boundary reference samples. PDPC is applied to the following intra modes without signaling: planar, DC, horizontal, vertical, bottom-left angular mode and its *eight* adjacent angular modes, and top-right angular mode and its *eight* adjacent angular modes.

[0055] The prediction sample  $pred(x,y)$  is predicted using an intra prediction mode (DC, planar, angular) and a linear combination of reference samples according to the Equation as follows:

$$[0056] \quad pred(x,y) = (wL \times R_{-1,y} + wT \times R_{x,-1} - wTL \times R_{-1,-1} + (64 - wL - wT + wTL) \times pred(x,y) + 32) \\ \gg shift$$

[0057] Herein,  $R_{x,-1}$ ,  $R_{-1,y}$  represent the reference samples located at the top and left of current sample  $(x, y)$ , respectively, and  $R_{-1,-1}$  represents the reference sample located at the top-left corner

of the current block.

[0058] In some embodiments, and if PDPC is applied to DC, planar, horizontal, and vertical intra modes, additional boundary filters are not needed, as required in the case of HEVC DC mode boundary filter or horizontal/vertical mode edge filters.

[0059] FIGS. 5A–5D illustrate the definition of reference samples ( $R_{x,-1}$ ,  $R_{-1,y}$  and  $R_{-1,-1}$ ) for PDPC applied over various prediction modes. The prediction sample  $pred(x', y')$  is located at  $(x', y')$  within the prediction block. The coordinate  $x$  of the reference sample  $R_{x,-1}$  is given by:  $x = x' + y' + 1$ , and the coordinate  $y$  of the reference sample  $R_{-1,y}$  is similarly given by:  $y = x' + y' + 1$ .

[0060] In some embodiments, the PDPC weights are dependent on prediction modes and are shown in Table 2, where  $S = shift$ .

**Table 2: Examples of PDPC weights according to prediction modes**

Prediction modes	$wT$	$wL$	$wTL$
Diagonal top-right	$16 \gg ((y' \ll 1) \gg S)$	$16 \gg ((x' \ll 1) \gg S)$	0
Diagonal bottom-left	$16 \gg ((y' \ll 1) \gg S)$	$16 \gg ((x' \ll 1) \gg S)$	0
Adjacent diag. top-right	$32 \gg ((y' \ll 1) \gg S)$	0	0
Adjacent diag. bottom-left	0	$32 \gg ((x' \ll 1) \gg S)$	0

**2.6 Intra subblock partitioning**

[0061] In JVET-M0102, ISP is proposed, which divides luma intra-predicted blocks vertically or horizontally into 2 or 4 sub-partitions depending on the block size dimensions, as shown in Table 3. FIG. 6 and FIG. 7 show examples of the two possibilities. All sub-partitions fulfill the condition of having at least 16 samples.

**Table 3: Number of sub-partitions depending on the block size**

Block Size	Number of Sub-Partitions
$4 \times 4$	Not divided
$4 \times 8$ and $8 \times 4$	2
All other cases	4

[0062] For each of these sub-partitions, a residual signal is generated by entropy decoding the coefficients sent by the encoder and then invert quantizing and invert transforming them. Then, the sub-partition is intra predicted and finally the corresponding reconstructed samples are obtained by adding the residual signal to the prediction signal. Therefore, the reconstructed values of each sub-partition will be available to generate the prediction of the next one, which

will repeat the process and so on. All sub-partitions share the same intra mode.

[0063] Based on the intra mode and the split utilized, two different classes of processing orders are used, which are referred to as normal and reversed order. In the normal order, the first sub-partition to be processed is the one containing the top-left sample of the CU and then continuing downwards (horizontal split) or rightwards (vertical split). As a result, reference samples used to generate the sub-partitions prediction signals are only located at the left and above sides of the lines. On the other hand, the reverse processing order either starts with the sub-partition containing the bottom-left sample of the CU and continues upwards or starts with sub-partition containing the top-right sample of the CU and continues leftwards.

**2.7 Block differential pulse-code modulation coding (BDPCM)**

[0064] BDPCM is proposed in JVET-M0057. Due to the shape of the horizontal (resp. vertical) predictors, which use the left (A) (resp. top (B)) pixel for prediction of the current pixel, the most throughput-efficient way of processing the block is to process all the pixels of one column (resp. line) in parallel, and to process these columns (resp. lines) sequentially. In order to increase throughput, we introduce the following process: a block of width 4 is divided into two halves with a horizontal frontier when the predictor chosen on this block is vertical, and a block of height 4 is divided into two halves with a vertical frontier when the predictor chosen on this block is horizontal.

[0065] When a block is divided, samples from one area are not allowed to use pixels from another area to compute the prediction: if this situation occurs, the prediction pixel is replaced by the reference pixel in the prediction direction. This is shown on FIG. 8 for different positions of current pixel X in a 4x8 block predicted vertically.

[0066] Because of this property, it becomes now possible to process a 4x4 block in 2 cycles, and a 4x8 or 8x4 block in 4 cycles, and so on, as shown on FIG. 9.

[0067] Table 4 summarizes the number of cycles required to process the block, depending on the block size. It is trivial to show that any block which has both dimensions larger or equal to 8 can be processed in 8 pixels per cycle or more.

**Table 4: Throughput for blocks of size 4xN, Nx4**

<b>Block size</b>	<b>4x4</b>	<b>4x8, 8x4</b>	<b>4x16, 16x4</b>	<b>4x32, 32x4</b>
<b>Cycles</b>	2	4	8	16
<b>Pixels</b>	16	32	64	128

<b>Throughput (pixels/cycle)</b>	8	8	8	8
--------------------------------------	---	---	---	---

## 2.8 Quantized residual domain BDPCM

[0068] In JVET-N0413, quantized residual domain BDPCM (denote as RBDPCM hereinafter) is proposed. The intra prediction is done on the entire block by sample copying in prediction direction (horizontal or vertical prediction) similar to intra prediction. The residual is quantized and the delta between the quantized residual and its predictor (horizontal or vertical) quantized value is coded.

[0069] For a block of size  $M$  (rows)  $\times$   $N$  (cols), let  $r_{i,j}$ ,  $0 \leq i \leq M - 1$ ,  $0 \leq j \leq N - 1$ . be the prediction residual after performing intra prediction horizontally (copying left neighbor pixel value across the the predicted block line by line) or vertically (copying top neighbor line to each line in the predicted block) using unfiltered samples from above or left block boundary samples. Let  $Q(r_{i,j})$ ,  $0 \leq i \leq M - 1$ ,  $0 \leq j \leq N - 1$  denote the quantized version of the residual  $r_{i,j}$ , where residual is difference between original block and the predicted block values. Then the block DPCM is applied to the quantized residual samples, resulting in modified  $M \times N$  array  $\tilde{R}$  with elements  $\tilde{r}_{i,j}$ . When vertical BDPCM is signaled:

$$[0070] \quad \tilde{r}_{i,j} = \begin{cases} Q(r_{i,j}), & i = 0, \quad 0 \leq j \leq (N - 1) \\ Q(r_{i,j}) - Q(r_{(i-1),j}), & 1 \leq i \leq (M - 1), \quad 0 \leq j \leq (N - 1) \end{cases}$$

[0071] For horizontal prediction, similar rules apply, and the residual quantized samples are obtained by

$$[0072] \quad \tilde{r}_{i,j} = \begin{cases} Q(r_{i,j}), & 0 \leq i \leq (M - 1), \quad j = 0 \\ Q(r_{i,j}) - Q(r_{i,(j-1)}), & 0 \leq i \leq (M - 1), \quad 1 \leq j \leq (N - 1) \end{cases}$$

[0073] The residual quantized samples  $\tilde{r}_{i,j}$  are sent to the decoder.

[0074] On the decoder side, the above calculations are reversed to produce  $Q(r_{i,j})$ ,  $0 \leq i \leq M - 1$ ,  $0 \leq j \leq N - 1$ . For vertical prediction case,

$$[0075] \quad Q(r_{i,j}) = \sum_{k=0}^i \tilde{r}_{k,j}, \quad 0 \leq i \leq (M - 1), \quad 0 \leq j \leq (N - 1)$$

[0076] For horizontal case,

$$[0077] \quad Q(r_{i,j}) = \sum_{k=0}^j \tilde{r}_{i,k}, \quad 0 \leq i \leq (M - 1), \quad 0 \leq j \leq (N - 1)$$

[0078] The invert quantized residuals,  $Q^{-1}(Q(r_{i,j}))$ , are added to the intra block prediction

values to produce the reconstructed sample values.

[0079] One of the benefits of this scheme is that inverting the DPCM can be done on the fly during coefficient parsing simply adding the predictor as the coefficients are parsed or it can be performed after parsing.

[0080] Transform skip is always used in quantized residual domain BDPCM.

## 2.9 Multiple Transform Set (MTS) in VVC

[0081] In VTM4, large block-size transforms, up to 64×64 in size, are enabled, which is primarily useful for higher resolution video, e.g., 1080p and 4K sequences. High frequency transform coefficients are zeroed out for the transform blocks with size (width or height, or both width and height) equal to 64, so that only the lower-frequency coefficients are retained. For example, for an M×N transform block, with M as the block width and N as the block height, when M is equal to 64, only the left 32 columns of transform coefficients are kept. Similarly, when N is equal to 64, only the top 32 rows of transform coefficients are kept. When transform skip mode is used for a large block, the entire block is used without zeroing out any values.

[0082] In addition to DCT-II which has been employed in HEVC, a Multiple Transform Selection (MTS) scheme is used for residual coding both inter and intra coded blocks. It uses multiple selected transforms from the DCT8/DST7. The newly introduced transform matrices are DST-VII and DCT-VIII. The Table 4 below shows the basis functions of the selected DST/DCT.

**Table 4: Basis functions of transform matrices used in VVC**

Transform Type	Basis function $T_i(j)$ , $i, j=0, 1, \dots, N-1$
DCT-II	$T_i(j) = \omega_0 \cdot \sqrt{\frac{2}{N}} \cdot \cos\left(\frac{\pi \cdot i \cdot (2j + 1)}{2N}\right)$ <p>where <math>\omega_0 = \begin{cases} \sqrt{\frac{2}{N}} &amp; i = 0 \\ 1 &amp; i \neq 0 \end{cases}</math></p>
DCT-VIII	$T_i(j) = \sqrt{\frac{4}{2N + 1}} \cdot \cos\left(\frac{\pi \cdot (2i + 1) \cdot (2j + 1)}{4N + 2}\right)$
DST-VII	$T_i(j) = \sqrt{\frac{4}{2N + 1}} \cdot \sin\left(\frac{\pi \cdot (2i + 1) \cdot (j + 1)}{2N + 1}\right)$

[0083] In order to keep the orthogonality of the transform matrix, the transform matrices are quantized more accurately than the transform matrices in HEVC. To keep the intermediate

values of the transformed coefficients within the 16-bit range, after horizontal and after vertical transform, all the coefficients are to have 10-bit.

**[0084]** In order to control MTS scheme, separate enabling flags are specified at SPS level for intra and inter, respectively. When MTS is enabled at SPS, a CU level flag is signalled to indicate whether MTS is applied or not. Here, MTS is applied only for luma. The MTS CU level flag is signalled when the following conditions are satisfied.

**[0085]**       ○ Both width and height smaller than or equal to 32

**[0086]**       ○ CBF flag is equal to one

**[0087]** If MTS CU flag is equal to zero, then DCT2 is applied in both directions. However, if MTS CU flag is equal to one, then two other flags are additionally signalled to indicate the transform type for the horizontal and vertical directions, respectively. Transform and signalling mapping table as shown in Table 5. When it comes to transform matrix precision, 8-bit primary transform cores are used. Therefore, all the transform cores used in HEVC are kept as the same, including 4-point DCT-2 and DST-7, 8-point, 16-point and 32-point DCT-2. Also, other transform cores including 64-point DCT-2, 4-point DCT-8, 8-point, 16-point, 32-point DST-7 and DCT-8, use 8-bit primary transform cores.

MTS_CU_flag	MTS_Hor_flag	MTS_Ver_flag	Intra/inter	
			Horizontal	Vertical
0			DCT2	
1	0	0	DST7	DST7
	0	1	DCT8	DST7
	1	0	DST7	DCT8
	1	1	DCT8	DCT8

**[0088]** To reduce the complexity of large size DST-7 and DCT-8, High frequency transform coefficients are zeroed out for the DST-7 and DCT-8 blocks with size (width or height, or both width and height) equal to 32. Only the coefficients within the 16x16 lower-frequency region are retained.

**[0089]** As in HEVC, the residual of a block can be coded with transform skip mode. To avoid the redundancy of syntax coding, the transform skip flag is not signalled when the CU level MTS\_CU\_flag is not equal to zero. The block size limitation for transform skip is the same

to that for MTS in JEM4, which indicate that transform skip is applicable for a CU when both block width and height are equal to or less than 32.

[0090] Implicit MTS is a recent tool in VVC. The variable `implicitMtsEnabled` is derived as follows:

- If `sps_mts_enabled_flag` is equal to 1 and one of the following conditions is true, `implicitMtsEnabled` is set equal to 1:
  - `IntraSubPartitionsSplitType` is not equal to `ISP_NO_SPLIT`
  - `cu_sbt_flag` is equal to 1 and  $\text{Max}(nTbW, nTbH)$  is less than or equal to 32
  - `sps_explicit_mts_intra_enabled_flag` is equal to 0 and `CuPredMode[ 0 ][ xTbY ][ yTbY ]` is equal to `MODE_INTRA` and `lnst_idx[ x0 ][ y0 ]` is equal to 0 and `intra_mip_flag[ x0 ][ y0 ]` is equal to 0
- Otherwise, `implicitMtsEnabled` is set equal to 0.

[0091] In VVC Draft v6, if the current coding block is luma component and `implicitMtsEnabled` is equal to 1, the implicit MTS transform selection is decided by the following formula:

$$\text{trTypeHor} = (nTbW \geq 4 \ \&\& \ nTbW \leq 16) ? \text{DST7} : \text{DCT2} \quad (8-965)$$

$$\text{trTypeVer} = (nTbH \geq 4 \ \&\& \ nTbH \leq 16) ? \text{DST7} : \text{DCT2} \quad (8-966)$$

[0092] where `trTypeHor` and `trTypeVer` specify the horizontal and vertical transform kernels, and `nTbW` and `nTbH` specify the width and height of the transform block. The two formulas indicate that the implicit MTS transform is selected from the following pairs: {DST7, DST7}, {DST7, DCT2}, {DCT2, DST7}, {DCT2, DCT2}

## 2.10 Reduced Secondary Transform (RST) proposed in JVET-N0193

### 2.10.1 Non-Separable Secondary Transform (NSST) in JEM

[0093] In JEM, secondary transform is applied between forward primary transform and quantization (at encoder) and between de-quantization and invert primary transform (at decoder side). As shown in FIG. 10, 4x4 (or 8x8) secondary transform is performed depends on block size. For example, 4x4 secondary transform is applied for small blocks (i.e.,  $\text{min}(\text{width}, \text{height}) < 8$ ) and 8x8 secondary transform is applied for larger blocks (i.e.,  $\text{min}(\text{width}, \text{height}) > 4$ ) per 8x8 block.

[0094] Application of a non-separable transform is described as follows using input as an

example. To apply the non-separable transform, the 4x4 input block  $X$

$$[0095] \quad X = \begin{bmatrix} X_{00} & X_{01} & X_{02} & X_{03} \\ X_{10} & X_{11} & X_{12} & X_{13} \\ X_{20} & X_{21} & X_{22} & X_{23} \\ X_{30} & X_{31} & X_{32} & X_{33} \end{bmatrix}$$

[0096] is first represented as a vector  $\vec{X}$ :

$$[0097] \quad \vec{X} =$$

$$[X_{00} \ X_{01} \ X_{02} \ X_{03} \ X_{10} \ X_{11} \ X_{12} \ X_{13} \ X_{20} \ X_{21} \ X_{22} \ X_{23} \ X_{30} \ X_{31} \ X_{32} \ X_{33}]^T$$

[0098] The non-separable transform is calculated as  $\vec{F} = T \cdot \vec{X}$ , where  $\vec{F}$  indicates the transform coefficient vector, and  $T$  is a 16x16 transform matrix. The 16x1 coefficient vector  $\vec{F}$  is subsequently re-organized as 4x4 block using the scanning order for that block (horizontal, vertical or diagonal). The coefficients with smaller index will be placed with the smaller scanning index in the 4x4 coefficient block. There are totally 35 transform sets and 3 non-separable transform matrices (kernels) per transform set are used. The mapping from the intra prediction mode to the transform set is pre-defined. For each transform set, the selected non-separable secondary transform (NSST) candidate is further specified by the explicitly signalled secondary transform index. The index is signalled in a bit-stream once per Intra CU after transform coefficients.

### 2.10.2 Reduced Secondary Transform (RST) in JVET-N0193

[0099] The RST (a.k.a. Low Frequency Non-Separable Transform (LFNST)) was introduced in JVET-K0099 and 4 transform set (instead of 35 transform sets) mapping introduced in JVET-L0133. In this JVET-N0193, 16x64 (further reduced to 16x48) and 16x16 matrices are employed. For notational convenience, the 16x64 (reduced to 16x48) transform is denoted as RST8x8 and the 16x16 one as RST4x4. FIG. 11 shows an example of RST.

#### RST computation

[00100] The main idea of a Reduced Transform (RT) is to map an  $N$  dimensional vector to an  $R$  dimensional vector in a different space, where  $R/N$  ( $R < N$ ) is the reduction factor.

[00101] The RT matrix is an  $R \times N$  matrix as follows:

$$T_{R \times N} = \begin{bmatrix} t_{11} & t_{12} & t_{13} & \dots & t_{1N} \\ t_{21} & t_{22} & t_{23} & \dots & t_{2N} \\ \vdots & \vdots & \vdots & \ddots & \vdots \\ t_{R1} & t_{R2} & t_{R3} & \dots & t_{RN} \end{bmatrix}$$

**[00102]** where the **R** rows of the transform are **R** bases of the **N** dimensional space. The invert transform matrix for RT is the transpose of its forward transform. The forward and invert RT are depicted in FIG. 12.

**[00103]** In this contribution, the RST8x8 with a reduction factor of 4 (1/4 size) is applied. Hence, instead of 64x64, which is conventional 8x8 non-separable transform matrix size, 16x64 direct matrix is used. In other words, the 64x16 invert RST matrix is used at the decoder side to generate core (primary) transform coefficients in 8x8 top-left regions. The forward RST8x8 uses 16x64 (or 8x64 for 8x8 block) matrices so that it produces non-zero coefficients only in the top-left 4x4 region within the given 8x8 region. In other words, if RST is applied then the 8x8 region except the top-left 4x4 region will have only zero coefficients. For RST4x4, 16x16 (or 8x16 for 4x4 block) direct matrix multiplication is applied.

**[00104]** An invert RST is conditionally applied when the following two conditions are satisfied:

**[00105]**     ○ Block size is greater than or equal to the given threshold ( $W \geq 4 \ \&\& \ H \geq 4$ )

**[00106]**     ○ Transform skip mode flag is equal to zero

**[00107]** If both width (W) and height (H) of a transform coefficient block is greater than 4, then the RST8x8 is applied to the top-left 8x8 region of the transform coefficient block.

Otherwise, the RST4x4 is applied on the top-left  $\min(8, W) \times \min(8, H)$  region of the transform coefficient block.

**[00108]** If RST index is equal to 0, RST is not applied. Otherwise, RST is applied, of which kernel is chosen with the RST index. The RST selection method and coding of the RST index are explained later.

**[00109]** Furthermore, RST is applied for intra CU in both intra and inter slices, and for both Luma and Chroma. If a dual tree is enabled, RST indices for Luma and Chroma are signaled separately. For inter slice (the dual tree is disabled), a single RST index is signaled and used for both Luma and Chroma.

[00110] In 13<sup>th</sup> JVET meeting, Intra Sub-Partitions (ISP), as a new intra prediction mode, was adopted. When ISP mode is selected, RST is disabled and RST index is not signaled, because performance improvement was marginal even if RST is applied to every feasible partition block. Furthermore, disabling RST for ISP-predicted residual could reduce encoding complexity.

RST selection

[00111] A RST matrix is chosen from four transform sets, each of which consists of two transforms. Which transform set is applied is determined from intra prediction mode as the following:

[00112] (1) If one of three CCLM modes is indicated, transform set 0 is selected.

[00113] (2) Otherwise, transform set selection is performed according to the following table:

*The transform set selection table*

<b>IntraPredMode</b>	<b>Tr. set index</b>
IntraPredMode < 0	1
0 <= IntraPredMode <= 1	0
2 <= IntraPredMode <= 12	1
13 <= IntraPredMode <= 23	2
24 <= IntraPredMode <= 44	3
45 <= IntraPredMode <= 55	2
56 <= IntraPredMode	1

[00114] The index to access the above table, denoted as IntraPredMode, have a range of [-14, 83], which is a transformed mode index used for wide angle intra prediction.

RST matrices of reduced dimension

[00115] As a further simplification, 16x48 matrices are applied instead of 16x64 with the same transform set configuration, each of which takes 48 input data from three 4x4 blocks in a top-left 8x8 block excluding right-bottom 4x4 block ( as shown in FIG. 13).

RST signaling

[00116] The forward RST<sub>8x8</sub> with R =16 uses 16x64 matrices so that it produces non-zero coefficients only in the top-left 4x4 region within the given 8x8 region. In other words, if RST is applied then the 8x8 region except the top-left 4x4 region generates only zero coefficients. As a result, RST index is not coded when any non-zero element is detected within 8x8 block region

other than top-left 4×4 (which is depicted in FIG. 14) because it implies that RST was not applied. In such a case, RST index is inferred to be zero.

Zero-out range

[00117] Usually, before applying the invert RST on a 4×4 sub-block, any coefficient in the 4×4 sub-block may be non-zero. However, it is constrained that in some cases, some coefficients in the 4×4 sub-block must be zero before invert RST is applied on the sub-block.

[00118] Let nonZeroSize be a variable. It is required that any coefficient with the index no smaller than nonZeroSize when it is rearranged into a 1-D array before the invert RST must be zero.

[00119] When nonZeroSize is equal to 16, there is no zero-out constrain on the coefficients in the top-left 4×4 sub-block.

[00120] In JVET-N0193, when the current block size is 4×4 or 8×8, nonZeroSize is set equal to 8 (that is, coefficients with the scanning index in the range [8, 15] as show in FIG. 14, shall be 0). For other block dimensions, nonZeroSize is set equal to 16.

Description of RST in working Draft

**Sequence parameter set RBSP syntax**

	<b>Descriptor</b>
seq_parameter_set_rbsp( ) {	
.....	
<b>sps_mts_enabled_flag</b>	u(1)
if( sps_mts_enabled_flag ) {	
<b>sps_explicit_mts_intra_enabled_flag</b>	u(1)
<b>sps_explicit_mts_inter_enabled_flag</b>	u(1)
}	
.....	
<b>sps_st_enabled_flag</b>	u(1)
.....	
}	

**Residual coding syntax**

	<b>Descriptor</b>
residual_coding( x0, y0, log2TbWidth, log2TbHeight, cIdx ) {	
...	
if( coded_sub_block_flag[ xS ][ yS ] && ( n > 0    !inferSbDcSigCoeffFlag ) && ( xC != LastSignificantCoeffX    yC != LastSignificantCoeffY ) ) {	
<b>sig_coeff_flag</b> [ xC ][ yC ]	ae(v)
remBinsPass1 --	

if( sig_coeff_flag[ xC ][ yC ] )	
inferSbDeSigCoeffFlag = 0	
}	
if( sig_coeff_flag[ xC ][ yC ] ) {	
if( !transform_skip_flag[ x0 ][ y0 ] ) {	
numSigCoeff++	
if( ( ( ( log2TbWidth == 2 && log2TbHeight == 2 )    ( log2TbWidth == 3 && log2TbHeight == 3 ) ) && n >= 8 && i == 0 )    ( ( log2TbWidth >= 3 && log2TbHeight >= 3 && ( i == 1    i == 2 ) ) ) ) {	
numZeroOutSigCoeff++	
}	
}	
<b>abs_level_gt1_flag[ n ]</b>	ae(v)
...	

**Coding unit syntax**

	<b>Descriptor</b>
coding_unit( x0, y0, cbWidth, cbHeight, treeType ) {	
...	
if( !pcm_flag[ x0 ][ y0 ] ) {	
if( CuPredMode[ x0 ][ y0 ] != MODE_INTRA && merge_flag[ x0 ][ y0 ] == 0 )	
cu_cbf	ae(v)
if( cu_cbf ) {	
if( CuPredMode[ x0 ][ y0 ] == MODE_INTER && sps_sbt_enabled_flag && !ciip_flag[ x0 ][ y0 ] ) {	
if( cbWidth <= MaxSbtSize && cbHeight <= MaxSbtSize ) {	
allowSbtVerH = cbWidth >= 8	
allowSbtVerQ = cbWidth >= 16	
allowSbtHorH = cbHeight >= 8	
allowSbtHorQ = cbHeight >= 16	
if( allowSbtVerH    allowSbtHorH    allowSbtVerQ    allowSbtHorQ )	
cu_sbt_flag	ae(v)
}	
if( cu_sbt_flag ) {	
if( ( allowSbtVerH    allowSbtHorH ) && ( allowSbtVerQ    allowSbtHorQ ) )	
cu_sbt_quad_flag	ae(v)
if( ( cu_sbt_quad_flag && allowSbtVerQ && allowSbtHorQ )    ( !cu_sbt_quad_flag && allowSbtVerH && allowSbtHorH ) )	
cu_sbt_horizontal_flag	ae(v)
cu_sbt_pos_flag	ae(v)
}	
}	
numZeroOutSigCoeff = 0	

transform_tree( x0, y0, cbWidth, cbHeight, treeType )	
if( Min( cbWidth, cbHeight ) >= 4 && sps_st_enabled_flag == 1 && CuPredMode[ x0 ][ y0 ] == MODE_INTRA && IntraSubPartitionsSplitType == ISP_NO_SPLIT ) {	
if( ( numSigCoeff > ( ( treeType == SINGLE_TREE ) ? 2 : 1 ) ) && numZeroOutSigCoeff == 0 ) {	
st_idx[ x0 ][ y0 ]	ae(v)
}	
}	
}	
}	
}	
}	

**Sequence parameter set RBSP semantics**

.....

**sps\_st\_enabled\_flag** equal to 1 specifies that st\_idx may be present in the residual coding syntax for intra coding units. sps\_st\_enabled\_flag equal to 0 specifies that st\_idx is not present in the residual coding syntax for intra coding units.

.....

**Coding unit semantics**

.....

**st\_idx[ x0 ][ y0 ]** specifies which secondary transform kernel is applied between two candidate kernels in a selected transform set. st\_idx[ x0 ][ y0 ] equal to 0 specifies that the secondary transform is not applied. The array indices x0, y0 specify the location ( x0, y0 ) of the top-left sample of the considered transform block relative to the top-left sample of the picture.

When st\_idx[ x0 ][ y0 ] is not present, st\_idx[ x0 ][ y0 ] is inferred to be equal to 0.

**Transformation process for scaled transform coefficients**

**General**

Inputs to this process are:

- a luma location ( xTbY, yTbY ) specifying the top-left sample of the current luma transform block relative to the top-left luma sample of the current picture,
- a variable nTbW specifying the width of the current transform block,
- a variable nTbH specifying the height of the current transform block,
- a variable cIdx specifying the colour component of the current block,

- an  $(nTbW) \times (nTbH)$  array  $d[x][y]$  of scaled transform coefficients with  $x = 0..nTbW - 1$ ,  $y = 0..nTbH - 1$ .

Output of this process is the  $(nTbW) \times (nTbH)$  array  $r[x][y]$  of residual samples with  $x = 0..nTbW - 1$ ,  $y = 0..nTbH - 1$ .

If  $st\_idx[xTbY][yTbY]$  is not equal to 0, the following applies:

1. The variables  $nStSize$ ,  $\log2StSize$ ,  $numStX$ ,  $numStY$ , and  $nonZeroSize$  are derived as follows:
  - If both  $nTbW$  and  $nTbH$  are greater than or equal to 8,  $\log2StSize$  is set to 3 and  $nStOutSize$  is set to 48.
  - Otherwise,  $\log2StSize$  is set to 2 and  $nStOutSize$  is set to 16.
  - $nStSize$  is set to  $(1 \ll \log2StSize)$ .
  - If  $nTbH$  is equal to 4 and  $nTbW$  is greater than 8,  $numStX$  set equal to 2.
  - Otherwise,  $numStX$  set equal to 1.
  - If  $nTbW$  is equal to 4 and  $nTbH$  is greater than 8,  $numStY$  set equal to 2.
  - Otherwise,  $numStY$  set equal to 1.
  - If both  $nTbW$  and  $nTbH$  are equal to 4 or both  $nTbW$  and  $nTbH$  are equal to 8,  $nonZeroSize$  is set equal to 8.
  - Otherwise,  $nonZeroSize$  set equal to 16.
2. For  $xSbIdx = 0..numStX - 1$  and  $ySbIdx = 0..numStY - 1$ , the following applies:
  - The variable array  $u[x]$  with  $x = 0..nonZeroSize - 1$  are derived as follows:
 
$$xC = (xSbIdx \ll \log2StSize) +$$

$$DiagScanOrder[\log2StSize][\log2StSize][x][0]$$

$$yC = (ySbIdx \ll \log2StSize) +$$

$$DiagScanOrder[\log2StSize][\log2StSize][x][1]$$

$$u[x] = d[xC][yC]$$
  - $u[x]$  with  $x = 0..nonZeroSize - 1$  is transformed to the variable array  $v[x]$  with  $x = 0..nStOutSize - 1$  by invoking the one-dimensional transformation process as specified in clause 8.7.4.4 with the transform input length of the scaled transform coefficients  $nonZeroSize$ , the transform output length  $nStOutSize$  the list  $u[x]$  with  $x = 0..nonZeroSize - 1$ , the index for transform set selection  $stPredModeIntra$ , and the index for transform selection in a transform set  $st\_idx[xTbY][yTbY]$  as inputs, and the output is the list  $v[x]$  with  $x = 0..nStOutSize - 1$ . The variable  $stPredModeIntra$  is set to the  $predModeIntra$  specified in clause 8.4.4.2.1.

- The array  $d[(xSbIdx \ll \log2StSize) + x][(ySbIdx \ll \log2StSize) + y]$  with  $x = 0..nStSize - 1, y = 0..nStSize - 1$  are derived as follows:
  - If `stPredModeIntra` is less than or equal to 34, or equal to `INTRA_LT_CCLM`, `INTRA_T_CCLM`, or `INTRA_L_CCLM`, the following applies:
 
$$d[(xSbIdx \ll \log2StSize) + x][(ySbIdx \ll \log2StSize) + y] =$$

$$(y < 4) ? v[x + (y \ll \log2StSize)] : ((x < 4) ? v[32 + x + ((y - 4) \ll 2)] :$$

$$d[(xSbIdx \ll \log2StSize) + x][(ySbIdx \ll \log2StSize) + y])$$
  - Otherwise, the following applies:
 
$$d[(xSbIdx \ll \log2StSize) + x][(ySbIdx \ll \log2StSize) + y] =$$

$$(y < 4) ? v[y + (x \ll \log2StSize)] : ((x < 4) ? v[32 + (y - 4)$$

$$+ (x \ll 2)] :$$

$$d[(xSbIdx \ll \log2StSize) + x][(ySbIdx \ll \log2StSize) + y])$$

### Secondary transformation process

Inputs to this process are:

- a variable `nTrS` specifying the transform output length,
- a variable `nonZeroSize` specifying the transform input length,
- a list of transform input  $x[j]$  with  $j = 0..nonZeroSize - 1$ ,
- a variable `stPredModeIntra` specifying the index for transform set selection,
- a variable `stIdx` specifying the index for transform selection in a set.

Output of this process is the list of transformed samples  $y[i]$  with  $i = 0..nTrS - 1$ .

The transformation matrix derivation process as specified in clause 8.7.4.5 is involved with the transform output length `nTrS`, the index for transform set selection `stPredModeIntra`, and the index for transform selection in a transform set `stIdx` as inputs, and the transformation matrix `secTransMatrix` as output.

The list of transformed samples  $y[i]$  with  $i = 0..nTrS - 1$  is derived as follows:

$$y[i] = \text{Clip3}(\text{CoeffMin}, \text{CoeffMax}, ((\sum_{j=0}^{\text{nonZeroSize}-1} \text{secTransMatrix}[j][i] * x[j]) + 64) \gg 7)$$

with  $i = 0..nTrS - 1$

`CoeffMin` =  $-(1 \ll 15)$  and `CoeffMax` =  $(1 \ll 15) - 1$ ;

### Secondary Transformation matrix derivation process

Inputs to this process are:

- a variable nTrS specifying the transform output length,
- a variable stPredModeIntra specifying the index for transform set selection,
- a variable stIdx specifying the index for transform selection in the designated transform set.

Output of this process is the transformation matrix secTransMatrix.

The variable stTrSetIdx is derived as follows:

<b>stPredModeIntra</b>	<b>stTrSetIdx</b>
stPredModeIntra < 0	1
0 <= stPredModeIntra <= 1	0
2 <= stPredModeIntra <= 12	1
13 <= stPredModeIntra <= 23	2
24 <= stPredModeIntra <= 44	3
45 <= stPredModeIntra <= 55	2
56 <= stPredModeIntra	1

The transformation matrix secTransMatrix is derived based on nTrS, stTrSetIdx, and stIdx as follows:

- If nTrS is equal to 16, stTrSetIdx is equal to 0, and stIdx is equal to 1, the following applies:  
secTransMatrix [ m ][ n ] = ...

- If nTrS is equal to 16, stTrSetIdx is equal to 0, and stIdx is equal to 2, the following applies:  
secTransMatrix [ m ][ n ] = ...

- If nTrS is equal to 16, stTrSetIdx is equal to 1, and stIdx is equal to 1, the following applies:  
secTransMatrix [ m ][ n ] = ...

- If nTrS is equal to 16, stTrSetIdx is equal to 1, and stIdx is equal to 2, the following applies:  
secTransMatrix [ m ][ n ] = ...

- If nTrS is equal to 16, stTrSetIdx is equal to 2, and stIdx is equal to 1, the following applies:  
secTransMatrix [ m ][ n ] = ...

- If nTrS is equal to 16, stTrSetIdx is equal to 2, and stIdx is equal to 2, the following applies:  
secTransMatrix [ m ][ n ] = ...

- If nTrS is equal to 16, stTrSetIdx is equal to 3, and stIdx is equal to 1, the following applies:  
secTransMatrix [ m ][ n ] = ...

- If nTrS is equal to 16, stTrSetIdx is equal to 3, and stIdx is equal to 2, the following applies:  
secTransMatrix [ m ][ n ] = ...

- If nTrS is equal to 48, stTrSetIdx is equal to 0, and stIdx is equal to 1 the following applies:  
secTransMatrix [ m ][ n ] = ...

- If nTrS is equal to 48, stTrSetIdx is equal to 0, and stIdx is equal to 2 the following applies:  
secTransMatrix [ m ][ n ] = ...
- If nTrS is equal to 48, stTrSetIdx is equal to 1, and stIdx is equal to 1 the following applies:  
secTransMatrix [ m ][ n ] = ...
- If nTrS is equal to 48, stTrSetIdx is equal to 1, and stIdx is equal to 2 the following applies:  
secTransMatrix [ m ][ n ] = ...
- If nTrS is equal to 48, stTrSetIdx is equal to 2, and stIdx is equal to 1 the following applies:  
secTransMatrix [ m ][ n ] = ...
- If nTrS is equal to 48, stTrSetIdx is equal to 2, and stIdx is equal to 2 the following applies:  
secTransMatrix [ m ][ n ] = ...
- If nTrS is equal to 48, stTrSetIdx is equal to 3, and stIdx is equal to 1 the following applies:  
secTransMatrix [ m ][ n ] = ...
- If nTrS is equal to 48, stTrSetIdx is equal to 3, and stIdx is equal to 2 the following applies:  
secTransMatrix [ m ][ n ] = ...

## 2.11 Clipping of Dequantization in HEVC

[00121] In HEVC, the scaled transform coefficient  $d'$  is calculated as

[00122]  $d' = \text{Clip3}(\text{coeffMin}, \text{coeffMax}, d)$ ,

[00123] where  $d$  is the scaled transform coefficient before clipping.

[00124] For luma component,

[00125]  $\text{coeffMin} = \text{CoeffMinY}$ ,  $\text{coeffMax} = \text{CoeffMaxY}$ ;

[00126] For chroma components,

[00127]  $\text{coeffMin} = \text{CoeffMinC}$ ,  $\text{coeffMax} = \text{CoeffMaxC}$ .

[00128] Herein,

[00129]  $\text{CoeffMinY} = -(1 \ll (\text{extended\_precision\_processing\_flag} ? \text{Max}(15, \text{BitDepthY} + 6) : 15))$

[00130]  $\text{CoeffMinC} = -(1 \ll (\text{extended\_precision\_processing\_flag} ? \text{Max}(15, \text{BitDepthC} + 6) : 15))$

[00131]  $\text{CoeffMaxY} = (1 \ll (\text{extended\_precision\_processing\_flag} ? \text{Max}(15, \text{BitDepthY} + 6) : 15)) - 1$

[00132]  $\text{CoeffMaxC} = (1 \ll (\text{extended\_precision\_processing\_flag} ? \text{Max}(15, \text{BitDepthC} + 6) : 15)) - 1$

[00133] `extended_precision_processing_flag` is a syntax element signaled in SPS.

## 2.12 Affine linear weighted intra prediction (ALWIP, or matrix based intra prediction)

[00134] Affine linear weighted intra prediction (ALWIP, or matrix based intra prediction (MIP)) is proposed in JVET-N0217.

[00135] In JVET-N0217, two tests are conducted. In test 1, ALWIP is designed with a memory restriction of 8K bytes and at most 4 multiplications per sample. Test 2 is similar to test 1, but further simplifies the design in terms of memory requirement and model architecture.

[00136]     ○ Single set of matrices and offset vectors for all block shapes.

[00137]     ○ Reduction of number of modes to 19 for all block shapes.

[00138]     ○ Reduction of memory requirement to 5760 10-bit values, that is 7.20 Kilobyte.

[00139]     ○ Linear interpolation of predicted samples is carried out in a single step per direction replacing iterative interpolation as in the first test.

## 2.13 Sub-block transform

[00140] For an inter-predicted CU with `cu_cbf` equal to 1, `cu_sbt_flag` may be signaled to indicate whether the whole residual block or a sub-part of the residual block is decoded. In the former case, inter MTS information is further parsed to determine the transform type of the CU. In the latter case, a part of the residual block is coded with inferred adaptive transform and the other part of the residual block is zeroed out. The SBT is not applied to the combined inter-intra mode.

[00141] In sub-block transform, position-dependent transform is applied on luma transform blocks in SBT-V and SBT-H (chroma TB always using DCT-2). The two positions of SBT-H and SBT-V are associated with different core transforms. More specifically, the horizontal and vertical transforms for each SBT position is specified in FIG. 15. For example, the horizontal and vertical transforms for SBT-V position 0 is DCT-8 and DST-7, respectively. When one side of the residual TU is greater than 32, the corresponding transform is set as DCT-2. Therefore, the sub-block transform jointly specifies the TU tiling, `cbf`, and horizontal and vertical transforms of a residual block, which may be considered a syntax shortcut for the cases that the major residual of a block is at one side of the block.

## 2.14 AVS-M4763: Scan Region based Coefficient Coding (SRCC)

[00142] SRCC has been adopted into AVS-3. With SRCC, a bottom-right position (`SRx`, `SRy`) as shown in FIGS. 16A and 16B is signaled, and only coefficients inside a rectangle with four

corners (0, 0), (SR<sub>x</sub>, 0), (0, SR<sub>y</sub>), (SR<sub>x</sub>, SR<sub>y</sub>) are scanned and signaled. All coefficients out of the rectangle are zero.

### 3 Examples of drawbacks in existing implementations

[00143] The current design of MTS has the following problems:

[00144] The signaled index may cause overhead bits.

[00145] Some combinations of transforms may not be efficient in MTS and SBT.

[00146] The decision of implicit MTS may not be efficient. In current VVC, implicitMtsEnabled is dependent on sps\_mts\_enabled\_flag equal to 1. However, when sps\_mts\_enabled\_flag is equal to 0, implicitMtsEnabled may also need to be applied.

[00147] In current VVC, the transform skip (TS) flag is coded regardless whether the current block is coded with QR-BDPCM mode or not. However, when QR-BDPCM is enabled, there is no need to apply transforms. Therefore, the signaling of TS flag is redundant when one block is coded with QR-BDPCM.

[00148] In current VVC, the transform skip flag is context coded with one context which may be also utilized for coding the bin which indicates whether the transform matrix is DCT2. The shared context may be less efficient.

[00149] There are 5 context coded bins using 9 contexts required to code the transform matrix indices which impacts the parsing throughput.

[00150] QR-BDPCM/TS may be also applicable to chroma blocks. How to better determine the usage of QR-BDPCM/TS need to be further studied.

### 4 Exemplary methods for multiple transforms

[00151] Embodiments of the presently disclosed technology overcome drawbacks of existing implementations, thereby providing video coding with higher coding efficiencies but lower computational complexity. Methods for multiple transforms, and as described in the present document, may enhance both existing and future video coding standards, is elucidated in the following examples described for various implementations. The examples of the disclosed technology provided below explain general concepts, and are not meant to be interpreted as limiting. In an example, unless explicitly indicated to the contrary, the various features described in these examples may be combined.

[00152] In the following examples, it is assumed that:

[00153] ○ Max(x, y) returns the larger one of x and y, and

[00154]      ○  $\text{Min}(x, y)$  returns the smaller one of  $x$  and  $y$ .

### Implicit MTS

It is proposed to decide the transform (horizontal and/or vertical transform) applied to one block according to decoded coefficients without receiving transform indices.

1. The decoded coefficients may be associated with one or multiple representative blocks in the same color component as the current block or different color component.
  - a. In one example, the determination on the transform of a first block may depend on the decoded coefficients of the first block.
  - b. In one example, the determination on the transform of a first block may depend on the decoded coefficients of a second block which may be different to the first block.
    - i. In one example, the second block may be in the same color component, such as the luma component, as the color component of the first block.
      - 1) In one example, the second block may be neighbouring to the first block.
      - 2) In one example, the second block may be with the same intra prediction mode as the first block.
      - 3) In one example, the second block may be with the same block dimensions as the first block.
      - 4) In one example, the second block may be the last decoded block satisfying certain conditions, such as the same intra-prediction mode or the same dimensions, before the first block in the decoding order.
    - ii. In one example, the second block may be in a different color component from that of the first block.
      - 1) In one example, the first block may be in the luma component, and the second block may be in a chroma component (e.g., the Cb/Cr, B/R component).
        - a) In one example, the three blocks are in the same coding unit.

- b) Alternatively, furthermore, implicit MTS is applied only to the luma blocks, not to chroma blocks.
    - 2) In one example, the first block in the first color component and the second block in the second color component may be at the corresponding locations of a picture with each other.
  - c. In one example, the determination on the transform of a first block may depend on the decoded coefficients of multiple blocks comprising at least one block not identical to the first block.
    - i. In one example, multiple blocks may comprise the first block.
    - ii. In one example, multiple blocks may comprise one block or plurality of neighbouring to the first block.
    - iii. In one example, multiple blocks may comprise one block or plurality of blocks with the same block dimensions as the first block.
    - iv. In one example, multiple blocks may comprise last N decoded block satisfying certain conditions, such as the same intra-prediction mode or the same dimensions, before the first block in the decoding order. N is an integer larger than 1.
    - v. In one example, multiple blocks may comprise one block or plurality of blocks not in the same color component as the first block.
      - 1) In one example, the first block may be in the luma component. Multiple blocks may comprise blocks in chroma components (e.g., a second block in the Cb/B component, and a third block in the Cr/R component).
        - a) In one example, the three blocks are in the same coding unit.
        - b) Alternatively, furthermore, implicit MTS is applied only to the luma blocks, not to chroma blocks.
      - 2) In one example, the first block in the first color component and the plurality of blocks not in the first component color component comprised in the multiple blocks may be at the corresponding locations of a picture with the first block.

2. The decoded coefficients utilized for transform determination are those unequal to zero (denoted as significant coefficients). Those coefficients utilized for transform determination are called representative coefficients.
  - a. In one example, representative coefficients are all the significant coefficients in representative blocks.
  - b. Alternatively, representative coefficients are partial of significant coefficients in representative blocks.
    - i. In one example, representative coefficients are those decoded significant coefficients which are larger than or no smaller than a threshold
    - ii. In one example, representative coefficients are those decoded significant coefficients which are smaller than or no greater than a threshold
    - iii. In one example, representative coefficients are the first  $K$  ( $K \geq 1$ ) decoded significant coefficients in the decoding order.
    - iv. In one example, representative coefficients are the last  $K$  ( $K \geq 1$ ) decoded significant coefficients in the decoding order.
    - v. In one example, representative coefficients may be those at a predefined location in a block.
      - 1) In one example, representative coefficients may comprise only one coefficient located at (xPos, yPos) coordinate relative to the representative block. E.g. xPos = yPos = 0.
      - 2) For example, the positions may depend on the dimensions of the block.
    - vi. In one example, representative coefficients may be those at a predefined position in the coefficient scanning order.
  - c. Alternatively, representative coefficients may also comprise those zero coefficients.
  - d. Alternatively, representative coefficients may be those derived from decoded coefficients, such as via clipping to a range, via quantization.
3. The transform determination may depend on a function of representative coefficients, such as a function with a value  $V$  as the output, using representative coefficients as inputs.

- a. In one example,  $V$  is derived as the number of representative coefficients.
  - i. Alternatively,  $V$  is derived as the sum of representative coefficients.
    - 1) Alternatively, furthermore, the sum may be clipped to derive  $V$ .
  - ii. Alternatively,  $V$  is derived as the sum of absolute values of representative coefficients.
    - 1) Alternatively, furthermore, the sum may be clipped to derive  $V$ .
- b. In one example, the selection may be determined implicitly at the decoder depending on the parity of  $V$ .
  - i. For example, if  $V$  is even, a first kind of transform is selected as the horizontal transform and a second kind of transform is selected as the vertical transform; and if  $V$  is odd, a third kind of transform is selected as the horizontal transform and a fourth kind of transform is selected as the vertical transform.
    - 1) In one example, the first kind of transform is the same to the second kind of transform.
      - a) Alternatively, the first kind of transform is different to the second kind of transform.
    - 2) In one example, the third kind of transform is the same to the fourth kind of transform.
      - a) Alternatively, the third kind of transform is different to the fourth kind of transform.
    - 3) The first/second/third/fourth kind of transform is a specific transform such as DCT- $X$  or DST- $Y$ .  $X$  may be an integer such as 2 or 8.  $Y$  may be an integer such as 7 or 8.
    - 4) Alternatively, furthermore, at least one of the third and fourth kinds of transforms is different from the first and second kinds of transform.
      - a) In one example, when  $V$  is even, the first and second kinds of transforms are DCT-2 and when  $V$  is odd, the third and fourth kinds of transforms are DST-7.

- b) Alternatively, when  $V$  is odd, the first and second kinds of transforms are DCT-2 and when  $V$  is even, the third and fourth kinds of transforms are DST-7.
- c. In one example, if  $V$  is smaller than a threshold  $T1$ , a fifth kind of transform is selected as the horizontal transform and a sixth kind of transform is selected as the vertical transform. e.g.  $T1 = 1$  or  $2$ .
  - i. Alternatively, if  $V$  is larger than a threshold  $T2$ , a fifth kind of transform is selected as the horizontal transform and a sixth kind of transform is selected as the vertical transform.
  - ii. For example, the threshold may depend on the dimensions of the block.
  - iii. For example, the threshold may depend on the QP.
  - iv. In one example, the fifth kind of transform is the same to the sixth kind of transform.
    - 1) Alternatively, the fifth kind of transform is different to the sixth kind of transform.
  - v. In one example, the fifth/sixth kind of transform is a specific transform such as DCT- $X$  or DST- $Y$ .  $X$  may be an integer such as  $2$  or  $8$ .  $Y$  may be an integer such as  $7$  or  $8$ .
- d. In one example, the selection of transforms may depend on a combination of  $V$  and other coding information.
  - i. For example, when the current picture/slice is intra-coded, if  $V$  is even, a first kind of transform is selected as the horizontal transform and a second kind of transform is selected as the vertical transform; and if  $V$  is odd, a third kind of transform is selected as the horizontal transform and a fourth kind of transform is selected as the vertical transform; But when the current picture/slice is not intra-coded), if  $V$  is even, a third kind of transform is selected as the horizontal transform and a fourth kind of transform is selected as the vertical transform; and if  $V$  is odd, a first kind of transform is selected as the horizontal transform and a second kind of transform is selected as the vertical transform. The four kinds of transforms may be defined as in bullet 3.b.

4. The transform determination may further depend on the coded information of current block.
  - a. In one example, if current intra-coded block is in I-slice/picture, when V is even, DST-7 may be applied to current block and when V is odd, DCT-2 may be applied to current block.
  - b. In one example, if current intra-coded block is in P/B-slice/picture, and V is even, DCT-2 may be applied to current block and when V is odd, DST-7 may be applied to current block.
  - c. In one example, the determination may further depend on the mode information (e.g., intra or inter).
  - d. In one example, the transform determination may depend on the scan region which is a smallest rectangular covering all the coefficients (e.g., as depicted in FIGS. 16A-16B).
    - i. In one example, if the size of the scan region (width multiplied with height) associated with current block is larger than a given threshold, a default transform (including horizontal and vertical transform) may be utilized. Otherwise, the rules, such as defined in bullet 3 (e.g., DST-7 when V is even and DCT-2 when V is odd) may be utilized.
    - ii. In one example, if the width of the scan region associated with current block is larger (or lower) than a given maximum width (e.g., 16), a default horizontal transform may be utilized. Otherwise, the rules, such as defined in bullet 3 may be utilized.
    - iii. In one example, if the height of the scan region associated with current block is larger (or lower) than a given maximum height (e.g., 16), a default vertical transform may be utilized. Otherwise, the rules, such as defined in bullet 3 may be utilized.
    - iv. In one example, the given size is  $L \times K$  wherein L and K are integers, such as 16.
    - v. In one example, default transform matrix may be DCT-2 or DST-7.
5. Transform sets which the implicit MTS may choose transforms from may be pre-defined.
  - a. In one example, the horizontal and vertical transform sets may be not identical.

- i. Alternatively, the horizontal and vertical transform sets may be not identical.
  - b. In one example, the transform set may include DCT-2 and DST-7.
  - c. In one example, the transform set may include DCT-2, DST-7 and identify transform.
  - d. In one example, the transform set may be dependent on coded information, color component, partitioning structure (e.g., dual tree/single tree; quadtree/binary tree/ternary tree/extended quadtree), slice/picture types etc.
    - a.
      - i. In one example, the transform set may be dependent on block dimension.
      - ii. In one example, for intra-coded blocks, DCT-2 and DST-7 may be included.
      - iii. In one example, for blocks coded with reference samples in the same picture (e.g., intra block copy), DST-7 and identity transform (i.e., without transform being applied) may be included.
6. In one example, one or multiple of the methods disclosed in bullet 1- bullet 5 can only be applied to specific blocks.
- a. For example, one or multiple of the methods disclosed in bullet 1- bullet 5 can only be applied to intra-coded blocks.
  - b. For example, one or multiple of the methods disclosed in bullet 1- bullet 5 can only be applied to blocks with specific constrains on the coefficients.
    - i. A rectangle with four corners  $(0, 0)$ ,  $(CR_x, 0)$ ,  $(0, CR_y)$ ,  $(CR_x, CR_y)$  is defined as the constrained rectangle. In one example, one or multiple of the methods disclosed in bullet 1- bullet 5 can be applied only if all coefficients out of the constrained rectangle are zero. E. g.  $CR_x=CR_y=16$ .
      - 1) For example,  $CR_x=SR_x$  and  $CR_y=SR_y$ , where  $(SR_x, SR_y)$  is defined in SRCC as described in section 2.14.
      - 2) Alternatively, furthermore, the above method is only applied when either block width or block height is greater than  $K$ .
        - a) In one example,  $K$  is equal to 16.
        - b) In one example, the above method is only applied when the block width is greater than  $K1$  and  $K1$  is equal to  $CR_x$ ; or

when the block height is greater than  $K_2$  and  $K_2$  is equal to  $CR_y$ .

7. When the proposed transform selection methods disclosed in bullet 1- bullet 5 are not applied, a default transform such as DCT2 is used.

### Simplified MTS/ST

8. In one example, the vertical transform and the horizontal transform must be the same in MTS.
- a. In one example, a block can only choose one of the two kinds of transforms as below:
    - i. DCT-2 in horizontal transform and DCT-2 in vertical transform;
    - ii. DST-7 in horizontal transform and DST-7 in vertical transform;
  - b. In one example, the signaling for MTS may comprise at most one flag for a block.
    - i. In one example, if the flag is equal to 0, DCT-2 in horizontal transform and DCT-2 in vertical transform; if the flag is equal to 1, DST-7 in horizontal transform and DST-7 in vertical transform.
    - ii. In one example, if the flag is equal to 1, DCT-2 in horizontal transform and DCT-2 in vertical transform; if the flag is equal to 0, DST-7 in horizontal transform and DST-7 in vertical transform.
9. Suppose the block width and height are  $W$  and  $H$ , respectively. Bullet 7 may be applied only if
- a.  $W \geq T_1$  and  $H \geq T_2$ , e.g.  $T_1 = T_2 = 8$ ;
  - b.  $W \leq T_1$  and  $H \leq T_2$ , e.g.  $T_1 = T_2 = 16$ ;
  - c.  $\text{Min}(W, H) \geq T_1$ , e.g.  $T_1 = 8$ ;
  - d.  $\text{Max}(W, H) \leq T_1$ , e.g.  $T_1 = 32$ ;
  - e.  $W * H \geq T_1$ , e.g.  $T_1 = 64$ ;
  - f.  $W * H \leq T_1$ , e.g.  $T_1 = 256$ .
10. In one example, transforms excluding DST-8 can be applied in a block coded with SBT.

- a. In one example, only DCT-2 and DST-7 can be applied in a block coded with SBT.
  - b. In one example, in the case of (SBT-V, position 0) for SBT as shown in FIG. 15, DCT-2 is applied horizontally and DST-7 is applied vertically.
  - c. In one example, in the case of (SBT-H, position 0) for SBT as shown in FIG. 15, DST-7 is applied horizontally and DCT-2 is applied vertically.
11. Suppose the transform block width and height are  $W$  and  $H$ , respectively. In one example, the selection of transforms for a block coded with SBT may depend on transform block dimensions, wherein the transform block may be smaller than the coding block when SBT is applied.
- a. In one example, in the case of (SBT-V, position 0) for SBT as shown in FIG. 15, DCT-2 is applied horizontally and DST-7 is applied vertically if  $W \geq T1$ ; Otherwise, DCT-8 is applied horizontally and DST-7 is applied vertically. For example,  $T1 = 8$ .
  - b. In one example, in the case of (SBT-H, position 0) for SBT as shown in FIG. 15, DST-7 is applied horizontally and DCT-2 is applied vertically if  $H \geq T1$ ; Otherwise, DST-7 is applied horizontally and DCT-8 is applied vertically. For example,  $T1 = 8$ .
12. Whether the transform coefficient zero-out is applied or not may be dependent on one or multiple messages signaled from the encoder to the decoder, such as in VPS/SPS/PPS/APS/DPS/slice header/picture header/sequence header/tile group header/tile/CTU row/CTU/CU/PU/TU, ect.
- a. In one example, the messages may comprise a flag to control the usage of MTS (e.g. `sps_mts_enabled_flag` in SPS).
  - b. In one example, the messages may comprise a flag to control the usage of SBT (e.g. `cu_sbt_flag` in CU).
  - c. In one example, whether the transform coefficient zero-out is applied or not may be dependent on a signaled message together with the transform block dimensions.
  - d. In one example, once the MTS is not allowed in a bitstream (e.g., `sps_mts_enabled_flag` is equal to false), the transform coefficient zero-out may not be applied for a transform block with specified dimensions.

- i. For example, if `sps_mts_enabled_flag` is equal to false, for a transform block with dimensions  $M \times 32$  ( $M \leq 32$ ) or  $32 \times N$  ( $N \leq 32$ ), the transform coefficient zero-out may not be applied, thus the entire  $M \times N$  ( $M \leq 32$ ,  $N \leq 32$ ) block is coded without zeroing out any transform coefficients.
    - e. In one example, once the MTS is allowed in a bitstream (e.g., `sps_mts_enabled_flag` is equal to true), for a transform block with dimensions  $M \times 32$  ( $M \leq 32$ ) or  $32 \times N$  ( $N \leq 32$ ), the transform coefficient zero-out may be applied.
      - i. In one example, for an  $M \times N$  transform block, if `sps_mts_enabled_flag` is equal to true and `cu_sbt_flag` is equal to true, when  $M$  is equal to 32, only the left 16 columns of transform coefficients are kept. Similarly, when  $N$  is equal to 32, only the top 16 rows of transform coefficients are kept. All other coefficients are zeroed out.
13. Whether the transform coefficient zero-out is applied or not may be dependent on the transform type, and/or transform size.
- a. In one example, when the transform type is DCT-2, for an  $M \times 64$  ( $M \leq 64$ ) or  $64 \times N$  ( $N \leq 64$ ) transform block, the transform coefficient zero-out may be applied.
    - i. In one example, for an  $M \times N$  transform block coded with DCT-2, when  $M$  is equal to 64, only the left 32 columns of transform coefficients are kept. Similarly, when  $N$  is equal to 64, only the top 32 rows of transform coefficients are kept.
  - b. In one example, when the transform type is DCT-8 or DST-7, for an  $M \times 32$  ( $M \leq 32$ ) or  $32 \times N$  ( $N \leq 32$ ) transform block, the transform coefficient zero-out may be applied.
    - i. In one example, for an  $M \times N$  transform block coded with DCT8 or DST7, when  $M$  is equal to 32, only the left 16 columns of transform coefficients are kept. Similarly, when  $N$  is equal to 32, only the top 16 rows of transform coefficients are kept.
  - c. In one example, when transform skip mode is used for a block, the entire block is coded without zeroing out any transform coefficients.
14. Whether the transform coefficient zero-out is applied or not may be dependent on the implicit transform.
- a. In one example, for an  $M \times 32$  ( $M \leq 32$ ) or  $32 \times N$  ( $N \leq 32$ ) transform block coded with implicit transform, the transform coefficient zero-out may be applied.

- i. In one example, for an  $M \times N$  transform block coded with implicit transform, when  $M$  is equal to 32, only the left 16 columns of transform coefficients are kept. Similarly, when  $N$  is equal to 32, only the top 16 rows of transform coefficients are kept.

#### Decision of implicit MTS

15. Implicit MTS may be applied to certain modes no matter MTS is enabled or not at sequence/picture/sub-picture/slice/tile group/tile/brick/CTU row/CTU level (e.g., `sps_mts_enabled_flag` is equal to 1 or 0).
- a. In one example, implicit MTS may be applied to ISP mode when MTS is disabled at sequence/picture/sub-picture/slice/tile group/tile/brick/CTU row/CTU level (e.g. `sps_mts_enabled_flag` is equal to 0).
  - b. In one example, implicit MTS may be applied to SBT mode when MTS is disabled at sequence/picture/sub-picture/slice/tile group/tile/brick/CTU row/CTU level (e.g. `sps_mts_enabled_flag` is equal to 0).
  - c. In one example, implicit MTS may be applied to intra prediction modes when MIP and/or LFNST and/or explicit MTS are not applied, and MTS is disabled at sequence/picture/sub-picture/slice/tile group/tile/brick/CTU row/CTU level (e.g. `sps_mts_enabled_flag` is equal to 0).
  - d. Alternatively, implicit MTS may not be applied to a block with certain modes when MTS is disabled at sequence/picture/sub-picture/slice/tile group/tile/brick/CTU row/CTU level (e.g. `sps_mts_enabled_flag` is equal to 0).
    - i. In one example, implicit MTS may not be applied to a block with intra prediction modes when MTS is disabled at sequence/picture/sub-picture/slice/tile group/tile/brick/CTU row/CTU level (e.g. `sps_mts_enabled_flag` is equal to 0).
    - ii. In one example, implicit MTS may not be applied to a block with intra prediction modes excluding ISP mode when MTS is disabled at sequence/picture/sub-picture/slice/tile group/tile/brick/CTU row/CTU level (e.g. `sps_mts_enabled_flag` is equal to 0).

- e. In one example, for an ISP-coded block, the implicit MTS may be forced to be used.
  - i. For example, the implicit transform may be forced to be used for an ISP-coded block (e.g., the variable `implicitMtsEnabled` may be inferred to be 1 for ISP-coded block).
  - ii. For example, a bitstream constraint may be applied that implicit MTS must be used for ISP-coded block.
  - iii. Alternatively, if SPS level MTS flag is equal to 0 (such as `sps_mts_enabled_flag` is equal to 0), DCT-2 transform may be used for ISP-coded block.
- f. In one example, for an SBT-coded block, the implicit MTS may be forced to be used.
  - i. For example, when both the block width and block height of an SBT-coded block are less than or equal to 32, and the current coding block is in luma component, then the implicit MTS may be forced to be applied to such an SBT-coded block (e.g., the variable `implicitMtsEnabled` may be forced to be 1 for such an SBT-coded block).
    - 1) In another example, a bitstream constraint may be applied that implicit MTS must be used for such an ISP-coded block.
  - ii. Alternatively, if SPS level MTS flag is equal to 0 (such as `sps_mts_enabled_flag` is equal to 0), DCT-2 transform may be used for an SBT-coded block.
- g. In one example, the dependence between the SPS level MTS flag and the implicit MTS may be used for INTRA-but-not-ISP-coded block only.
  - i. For example, for an INTRA-coded but not ISP-coded block, whether the implicit MTS is used or not may be determined by the SPS level MTS controlling flag(s) (such as when `sps_mts_enabled_flag` is equal to 1 and `sps_explicit_mts_intra_enabled_flag` is equal to 0).
    - 1) Alternatively, whether the implicit MTS is used for an ISP/SBT-coded block is independent with the SPS level MTS flag.

16. Whether SBT/ISP is allowed or not for a sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block may be dependent on whether MTS is enabled or not (e.g., `sps_mts_enabled_flag` is equal to 1 or 0) for the sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block.
- a. In one example, SBT/ISP may be disallowed when MTS is disabled (e.g., `sps_mts_enabled_flag` is equal to 0).
  - b. In one example, the explicit signaling of ISP flag and/or SBT flag may be under the condition that MTS is enabled (e.g., `sps_mts_enabled_flag` is equal to 1).
    - i. For example, the ISP flag (e.g., `intra_subpartitions_mode_flag`, `intra_subpartitions_split_flag`) may be signaled once the `sps_mts_enabled_flag` is equal to 1.
    - ii. For example, the SBT flag (e.g., `cu_sbt_flag`, `cu_sbt_quad_flag`, `cu_sbt_horizontal_flag`, `cu_sbt_pos_flag`) may be signaled once the `sps_mts_enabled_flag` is equal to 1.
  - c. In one example, SBT/ISP may be disallowed when implicit MTS is disabled.
  - d. In one example, the controlling information for SBT and/or ISP for a sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block (e.g. `sps_isp_enabled_flag` and/or `sps_sbt_enabled_flag`) must be 0 when MTS is disabled (e.g. `sps_mts_enabled_flag` is equal to 0) in a conformance bit-stream.
    - i. Alternatively, the controlling information for SBT and/or ISP for a sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block (e.g. `sps_isp_enabled_flag` and/or `sps_sbt_enabled_flag`) is not signaled and inferred to be 0 when MTS is disabled (e.g. `sps_mts_enabled_flag` is equal to 0).
    - ii. Alternatively, the controlling information for SBT and/or ISP for a sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block (e.g. `sps_isp_enabled_flag` and/or `sps_sbt_enabled_flag`) is signaled but omitted by the decoder. SBT and/or ISP is/are inferred to be disabled when MTS is disabled (e.g. `sps_mts_enabled_flag` is equal to 0).

17. Whether MTS is enabled or not (e.g., `sps_mts_enabled_flag` is equal to 1 or 0) for the sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block may be dependent on whether SBT/ISP is allowed or not for a sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block.
- a. In one example, MTS may be enabled (e.g., `sps_mts_enabled_flag` must be equal to 1) when SBT and/or ISP are/is enabled not for a sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block in a conformance bit-stream.
    - i. Alternatively, `sps_mts_enabled_flag` is not signaled and inferred to be 1 when SBT and/or ISP is/are enabled not for a sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block.
    - ii. Alternatively, `sps_mts_enabled_flag` is signaled but omitted by the decoder and MTS is inferred to be enabled when SBT and/or ISP is/are enabled not for a sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block.
18. Implicit MTS and explicit MTS may be controlled with separated syntax elements. For example, `sps_implicit_mts_intra_enabled_flag` and `sps_explicit_mts_intra_enabled_flag` controls whether to enable Implicit MTS and explicit MTS at sequence level, respectively.
- a. In one example, the syntax element controlling MTS (e.g. `sps_mts_enabled_flag`) in bullet 11-13 may be replaced by the syntax element controlling implicit MTS (e.g. `sps_implicit_mts_intra_enabled_flag`).
  - b. In one example, `sps_implicit_mts_intra_enabled_flag` is signaled only when `sps_mts_enabled_flag` is equal to 1. If `sps_implicit_mts_intra_enabled_flag` is not present, it may be inferred to be 0.
19. In one example, whether and/or how to apply implicit and/or explicit MTS may be controlled separately for different coding modes for a sequence/video/picture/slice/tile group/tile/brick/sub-picture/CTU row/CTU/CU/block.
- a. In one example, `sps_mts_enabled_flag` is 0 when implicit and/or explicit MTS are disabled for intra-coded CUs.

- b. In one example, `sps_mts_enabled_flag` does not control whether implicit and/or explicit MTS are enabled for inter-coded/non-intra-coded CUs.

### General claims

- 20. The decision of transform matrix may be done in CU/CB-level or TU-level.
  - a. In one example, the decision is made in CU level wherein all TUs share the same transform matrix.
    - i. Alternatively, furthermore, when one CU is split to multiple TUs, coefficients in one TU (e.g., the first or the last TU) or partial or all TUs may be utilized to determine the transform matrix.
  - b. Whether to use the CU-level solution or TU-level solution may depend on the block size and/or VPDU size and/or maximum CTU size and/or coded information of one block.
    - i. In one example, when the block size is larger than the VPDU size, CU-level determination method may be applied.
- 21. In the disclosed methods in the document, the coefficients or representative coefficients may be quantized or dequantized.
- 22. Transform skip may also be determined by the coefficients or representative coefficients implicitly with any disclosed method in the document.
- 23. In the disclosed methods in the document, the coefficients or representative coefficients may be modified before being used to derive the transforms.
  - a. For example, a coefficient or representative coefficients may be clipped before being used to derive the transforms.
  - b. For example, a coefficient or representative coefficients may be scaled before being used to derive the transforms.
  - c. For example, a coefficient or representative coefficients may be added by an offset before being used to derive the transforms.
  - d. For example, coefficients or representative coefficients may be filtered before being used to derive the transforms.

- e. For example, a coefficient or representative coefficients may be mapped to other values (e.g., via look up tables) before being used to derive the transforms.
24. The disclosed methods in the document may also be used to derive other coding modes/information by the coefficients or representative coefficients implicitly.
- a. In one example, the disclosed methods may be used to derive the secondary transforms which may be applied to sub-region of a block.
  - b. Alternatively, furthermore, the representative coefficients are from those corresponding to the sub-region instead of the whole block.
25. In one example, whether to and/or how to apply the disclosed methods above may be signaled at sequence level/picture level/slice level/tile group level, such as in sequence header/picture header/SPS/VPS/DPS/PPS/APS/slice header/tile group header.
26. In one example, whether to and/or how to apply the disclosed methods above may depend on coding information which may include:
- a. Block dimensions.
    - i. In one example, for blocks with both width and height no greater than a threshold (e.g., 32), the above-mentioned implicit MTS method may be applied.
  - b. QPs
  - c. Picture or slice type (such as I-frame or P/B-frame, I-slice or P/B-slice)
    - i. In one example, the proposed method may be enabled on I-frames but be disabled on P/B frames.
  - d. Structure partitioning method (single tree or dual tree)
    - i. In one example, for single tree partitioning applied slices/pictures/bricks/tiles, the above-mentioned implicit MTS method may be applied.
  - e. Coding mode (such as inter mode/intra mode/IBC mode etc.)
    - i. In one example, for intra-coded blocks, the above-mentioned implicit MTS method may be applied.
  - f. Coding methods (such as Intra Sub-block partition, Derived Tree (DT) method, etc.)

- i. In one example, for intra-coded blocks with DT applied, the above-mentioned implicit MTS method may be disabled.
  - ii. In one example, for intra-coded blocks with ISP applied, the above-mentioned implicit MTS method may be disabled.
- g. Color components
  - i. In one example, for luma blocks, the above-mentioned implicit MTS method may be applied while for chroma blocks, it is not applied.
- h. Intra-prediction mode (such as DC, vertical, horizontal, etc.)
  - i. Motion information (such as MV and reference index).
- j. Standard Profiles/Levels/Tiers

#### Coding tools on chroma components

27. It is proposed that a coding tool X could be applied on one or multiple chroma components of a block depending on whether it is applied on one or multiple corresponding luma blocks. In the following discussion, “chroma components” may refer to “one or multiple chroma components”.

- a. In one example, the usage of the coding tool X for a chroma block is derived from the information of whether the coding tool is applied to the corresponding luma block. Therefore, no additional signaling of usage of coding tool X for chroma blocks are needed.
  - i. In one example, a coding tool X may be applied on chroma components of a block if it is applied on the corresponding luma block; and it is not applied on chroma components of a block if it is not applied on the corresponding luma block.
  - ii. In one example, coding tool X may be applied in the same manner on the luma component and the chroma components when it is applied on the corresponding luma block.
- b. In one example, a message (such as a flag or an index) may be conditionally signaled to indicate whether coding tool X is applied on chroma components of a block. The condition may be defined as whether it is applied on the corresponding luma blocks. Alternatively, furthermore, it is not applied on

chroma components of a block without signaling if it is not applied on the corresponding luma blocks.

- i. In one example, coding tool X may be applied in the same manner on the luma component and the chroma components when it is applied on the corresponding luma block and the message indicates that it is also applied on the chroma components.
- ii. In one example, coding tool X may be applied in a different manner on the luma component and the chroma components.

1) It may be signaled how to apply coding tool X on the luma component and the chroma components separately.

- c. In the above discussion, a “corresponding luma block” may refer to a luma block which covers at least one “corresponding sample” of the chroma block. The sample positions may be scaled according to the color format such as 4:4:4 or 4:2:0. Suppose the top-left position of the chroma block is  $(x_0, y_0)$ , and the width and height of the chroma block are W and H, all of which are scaled to the luma sample unit.

- i. In one example, the corresponding sample may be at  $(x_0, y_0)$ ;
- ii. In one example, the corresponding sample may be at  $(x_0+W-1, y_0+H-1)$ ;
- iii. In one example, the corresponding sample may be at  $(x_0+W/2-1, y_0+H/2-1)$ ;
- iv. In one example, the corresponding sample may be at  $(x_0+W/2, y_0+H/2)$ ;
- v. In one example, the corresponding sample may be at  $(x_0+W/2, y_0+H/2-1)$ ;
- vi. In one example, the corresponding sample may be at  $(x_0+W/2-1, y_0+H/2)$ ;

28. It is proposed that a coding tool X could be applied on one chroma component of a block depending on whether it is applied on one or multiple corresponding blocks of the other chroma component.

- a. In one example, the usage of the coding tool X for a chroma block is derived from the information of whether the coding tool is applied to the corresponding blocks of the other chroma component. Therefore, no additional signaling of usage of coding tool X for chroma blocks are needed.
  - b. In one example, a message (such as a flag) may be conditionally signaled to indicate whether coding tool X is applied on chroma components of a block. The condition may be defined as whether it is applied on the corresponding blocks of the other chroma component. Alternatively, furthermore, it is not applied on chroma components of a block without signaling if it is not applied on the corresponding blocks of the other chroma component.
29. It is proposed that a coding tool X could be applied on luma component of a block depending on whether it is applied on one or multiple corresponding blocks of the chroma components.
- a. In one example, the usage of the coding tool X for a luma block is derived from the information of whether the coding tool is applied to the corresponding blocks of the chroma components. Therefore, no additional signaling of usage of coding tool X for luma blocks are needed.
  - b. In one example, a message (such as a flag) may be conditionally signaled to indicate whether coding tool X is applied on luma components of a block. The condition may be defined as whether it is applied on the corresponding blocks of the chroma components. Alternatively, furthermore, it is not applied on luma components of a block without signaling if it is not applied on the corresponding blocks of the chroma components.
30. The coding tool X mentioned above may be defined as follows.
- a. In one example, coding tool X may be MTS.
  - b. In one example, coding tool X may be transform skip.
  - c. In one example, coding tool X may be RST.
  - d. In one example, coding tool X may be RBDPCM.
  - e. In one example, coding tool X may be BDPCM.

Signaling of MTS indices and transform skip flag

31. It is proposed that the MTS indices and/or transform skip flag may be conditionally signaled, depending on the usage of BDPCM or QR-BDPCM or any variance of BDPCM.
- a. In one example, the MTS indices and/or transform skip flag may not be signaled for a block in the bitstream when the BDPCM or QR-BDPCM or any variance of BDPCM is enabled for the block (such as **intra\_bdpcm\_flag** equal to true).
    - i. Alternatively, furthermore, the transform skip flag for a block may be inferred to be true when BDPCM or QR-BDPCM or any variance of BDPCM is enabled in the block.
  - b. In one example, the MTS index may be inferred to be 0 for a block when the BDPCM or QR-BDPCM or any variance of BDPCM is enabled in the block.
32. Fixed-length coding may be applied to code different MTS types (such as DST7-DST7, DCT8-DST7, DST7-DCT8, DCT8-DCT8 in VVC spec) excluding TS and DCT-2.
- a. In one example, fixed-length with 2 bins may be applied.
  - b. In one example, each bin may be context coded.
  - c. In one example, the first or the last bin may be context coded, and the remaining bins are bypass coded.
  - d. In one example, all bins are bypass coded.
33. The context modeling for transform matrix index (e.g., TS, DCT-2, other transform matrices) may depend on coded mode, transform block size and/or QT depth and/or MTT depth and/or BT depth and/or TT depth.
- a. In one example, the context modeling for transform matrix index may depend on the coding mode of the block, such as whether the block is coded with intra/inter/IBC mode.
  - b. In one example, the context modeling for transform matrix index may depend on a function of multiple partition depths which may include QT depth, MTT depth, BT depth, TT depth.
  - c. In one example, the context modeling for transform matrix index may depend on the transform depth of a TU/TB relative to the CU/PU.

- d. In one example, the context index increasement may be set to a function of TU/TB dimension.
- i. In one example, the context index increasement may be set to  $((\text{Log}_2(\text{TbW}) + \text{log}_2(\text{TbH})) \gg 1) - X$ , wherein TbW and TbH indicates the width and height of the transform block, X is an integer (such as  $X = 2$ ).
  - ii. In one example, the context index increasement may be set to  $\text{Log}_2(\max(\text{TbW}, \text{TbH})) - X$ , wherein TbW and TbH indicates the width and height of the transform block, X is an integer (such as  $X = 2$ ),  $\max(a, b)$  returns the larger value.
  - iii. In one example, the context index increasement may be set to  $\text{Log}_2(\min(\text{TbW}, \text{TbH})) - X$ , wherein TbW and TbH indicates the width and height of the transform block, X is an integer (such as  $X = 2$ ),  $\min(a, b)$  returns the smaller value.
  - iv. The context index increasement mentioned above may be further clipped to a range, such as  $[k_0, k_1]$ , wherein  $k_0$  and  $k_1$  are integers.
- e. In one example, the context index increasement may be set to a function of TU/TB width or height.
- f. In one example, the context index increasement may be set to a function of MTT depth.
- g. In one example, the context index increasement may be set to  $\min(K, \text{quad tree depth})$ , wherein the function  $\min(a, b)$  returns the smaller value between a and b, K is an integer such as 4 or 5.
- h. In one example, the above methods may be applied to code specific bins used in the matrix index coding.
- i. In one example, the bin which is used to indicate whether it is DCT2 or not is context coded and context modeling is based on above methods, such as the first bin of **tu\_mts\_idx**.
34. It is proposed that context modeling for coding the indication of whether it is TS or DCT2 may be shared.

- a. In one example, context modeling (i.e., how to select a context index) for coding **transform\_skip\_flag** and first bin of **tu\_mts\_idx** may be the same.
  - b. Alternatively, furthermore, the contexts used for coding these two bins may be different or partially shared.
    - i. In one example, a first set of contexts may be used for coding **transform\_skip\_flag** and a second set of contexts may be used for coding the first bin of **tu\_mts\_idx**. And these two sets are not shared.
  - c. Alternatively, furthermore, the contexts used for coding these two bins may be fully shared.
35. It is proposed that a single context may be used for partial of or all the context coded bins of the syntax element **tu\_mts\_idx**.
- a. For example, a single context may be used for the first bin of **tu\_mts\_idx**.
  - b. For example, a single context may be used for all bins except the first bin of **tu\_mts\_idx**.
    - i. Alternatively, furthermore, the first bin of **tu\_mts\_idx** may be context coded using the context modeling method mentioned in bullet 24.
      - 1. In one example, the first bin may be context coded with N contexts depend on transform size (such as the context index increasement may be set to  $((\text{Log}_2(\text{TbW}) + \log_2(\text{TbH})) \gg 1) - 2$  so that  $N = 4$ ), and all the remaining bins may be context coded with a single context.
  - c. Alternatively, furthermore, the first and the second bins of **tu\_mts\_idx** may be context coded, and all the remaining bins may be bypass coded.
  - d. In one example, the first bin may be context coded with N contexts depend on transform size (such as  $N = 4$ ), while the second bin may be context coded with a single context and the remaining bins may be bypass coded. For example, all bins of **tu\_mts\_idx** may be bypass coded.
36. The binarization of transform matrices may be defined in the following ways:
- a. In one example, the table below shows the mapped bins and corresponding matrix.

Transform matrix	Bin string
TS	0
DCT2-DCT2	1 0
DST7-DST7	1 1 0
DCT8-DST7	1 1 1 0
DST7-DCT8	1 1 1 1 0
DCT8-DCT8	1 1 1 1 1

b. In one example, the table below shows the mapped bins and corresponding matrix.

Transform matrix	Bin string
TS	0
DCT2-DCT2	1 0
DST7-DST7	1 1 0 0
DCT8-DST7	1 1 0 1
DST7-DCT8	1 1 1 0
DCT8-DCT8	1 1 1 1

c. In one example, the table below shows the mapped bins and corresponding matrix.

Transform matrix	Bin string
TS	1
DCT2-DCT2	0 1
DST7-DST7	0 0 0 0
DCT8-DST7	0 0 0 1
DST7-DCT8	0 0 1 0
DCT8-DCT8	0 0 1 1

d. In one example, the table below shows the mapped bins and corresponding matrix.

Transform matrix	Bin string
TS	0
DCT2-DCT2	10
DST7-DST7	11

e. In one example, the table below shows the mapped bins and corresponding matrix.

Transform matrix	Bin string
TS	0
DCT2-DCT2	11
DST7-DST7	10

f. In one example, the table below shows the mapped bins and corresponding matrix.

Transform matrix	Bin string
TS	1
DCT2-DCT2	00
DST7-DST7	01

g. In one example, the table below shows the mapped bins and corresponding matrix.

Transform matrix	Bin string
TS	1
DCT2-DCT2	01
DST7-DST7	00

37. It is proposed that MTS have only two candidate combination of transforms: DCT2-DCT2 and DST7-DST7.

**[00155]** The examples described above may be incorporated in the context of the methods described below, e.g., methods 1745, 1750, 1755, 1760, 1765 and 1770, which may be implemented at a video encoder and/or decoder.

**[00156]** FIG. 17A shows a flowchart of an exemplary method for video processing. The method 1745 includes, at step 1746, selecting, as part of a multiple transform selection (MTS) process, a common transform as both a vertical transform and a horizontal transform.

**[00157]** The method 1745 includes, at step 1747, applying, as part of performing a conversion between a current block of a video and a bitstream representation of the video, the vertical transform and the horizontal transform to the current block.

**[00158]** FIG. 17B shows a flowchart of an exemplary method for video processing. The method 1750 includes, at step 1751, selecting, for a current block of a video as part of a multiple transform selection (MTS) process, one or more transforms that exclude a Discrete Sine Transform of Type VIII (DST VIII).

**[00159]** The method 1750 includes, at step 1752, applying, as part of performing a conversion between the current block and a bitstream representation of the video, the one or more transforms

to the current block based on the current block being coded with a sub-block transform (SBT).

**[00160]** FIG. 17C shows a flowchart of an exemplary method for video processing. The method 1755 includes, at step 1756, selecting, for a current block of a video, a vertical transform and a horizontal transform as part of a multiple transform selection (MTS) process. In some embodiments, the current block is coded with a sub-block transform (SBT) based on a size of a transform block (TB) being smaller than a size of the current block, wherein the TB has a height (H) and a width (W), and wherein H and W are positive integers.

**[00161]** The method 1755 includes, at step 1757, performing, based on the selecting, a conversion between the current block and a bitstream representation of the video.

**[00162]** FIG. 17D shows a flowchart of an exemplary method for video processing. The method 1760 includes, at step 1761, making a decision, for a current block of a video and based on one or more messages signaled in a bitstream representation of the video, regarding applying a transform coefficient zero-out process.

**[00163]** The method 1760 includes, at step 1762, performing, based on the decision, a conversion between the current block and the bitstream representation. In some embodiments, the one or more messages are signaled in a video parameter set (VPS), a sequence parameter set (SPS), a picture parameter set (PPS), an adaptation parameter set (APS), a decoder parameter set (DPS), a slice header, a picture header, a sequence header, a tile group header, a tile, a coding tree unit (CTU) row, a CTU, a coding unit (CU), a prediction unit (PU), or a transform unit (TU).

**[00164]** FIG. 17E shows a flowchart of an exemplary method for video processing. The method 1765 includes, at step 1766, making a decision, for a current block of a video and based on a size and a type of a transform, regarding applying a transform coefficient zero-out.

**[00165]** The method 1765 includes, at step 1767, performing, based on the decision, a conversion between the current block and the bitstream representation.

**[00166]** FIG. 17F shows a flowchart of an exemplary method for video processing. The method 1770 includes, at step 1771, making a decision, for a current block of a video and based on an implicit transform of a multiple transform selection (MTS) process, regarding applying a transform coefficient zero-out.

**[00167]** The method 1770 includes, at step 1772, performing, based on the decision, a conversion between the current block and the bitstream representation. In some embodiments, an implicit MTS process includes using a characteristic of the current block to determine a

transform used during the conversion.

**5 Example implementations of the disclosed technology**

[00168] In the following embodiments, additions are indicated using bolded double braces, e.g., **{{a}}** indicates that “a” has been added, whereas deletions are indicated using bolded double brackets, e.g., **[[a]]** indicates that “a” has been deleted.

**5.1 Embodiment #1**

[00169] The working draft specified in JVET-N1001-v7 may be changed as below.

**8.7.4 Transformation process for scaled transform coefficients**

**8.7.4.1 General**

...  
Table 8-17 – Specification of trTypeHor and trTypeVer depending on cu\_sbt\_horizontal\_flag and cu\_sbt\_pos\_flag

<b>cu_sbt_horizontal_flag</b>	<b>cu_sbt_pos_flag</b>	<b>trTypeHor</b>	<b>trTypeVer</b>
<b>0</b>	<b>0</b>	<b>{{nTbW &gt;= 8? 0:}}</b> 2	1
<b>0</b>	<b>1</b>	1	1
<b>1</b>	<b>0</b>	1	<b>{{nTbH &gt;= 8? 0:}}</b> 2
<b>1</b>	<b>1</b>	1	1

...

**5.2 Embodiment 2**

The working draft specified in JVET-N1001-v8 may be changed as below.

**7.3.7.10 Transform unit syntax**

<pre> if( tu_cbf_luma[ x0 ][ y0 ] &amp;&amp; treeType != DUAL_TREE_CHROMA     &amp;&amp; ( tbWidth &lt;= 32 ) &amp;&amp; ( tbHeight &lt;= 32 )     &amp;&amp; ( IntraSubPartitionsSplit[ x0 ][ y0 ] == ISP_NO_SPLIT ) &amp;&amp; ( !cu_sbt_flag ) { &amp;&amp; ( !intra_bdpcm_flag[ x0 ][ y0 ] ) } { </pre>	
<pre> if( transform_skip_enabled_flag &amp;&amp; tbWidth &lt;= MaxTsSize &amp;&amp; tbHeight &lt;= MaxTsSize ) </pre>	
<pre> <b>transform_skip_flag</b>[ x0 ][ y0 ] </pre>	ae(v)
<pre> if( (( CuPredMode[ x0 ][ y0 ] != MODE_INTRA &amp;&amp; sps_explicit_mts_inter_enabled_flag )        ( CuPredMode[ x0 ][ y0 ] == MODE_INTRA &amp;&amp; sps_explicit_mts_intra_enabled_flag ))     &amp;&amp; ( !transform_skip_flag[ x0 ][ y0 ] ) ) </pre>	
<pre> <b>tu_mts_idx</b>[ x0 ][ y0 ] </pre>	ae(v)
<pre> } </pre>	

Alternatively, the following may apply:

<pre> if( tu_cbf_luma[ x0 ][ y0 ] &amp;&amp; treeType != DUAL_TREE_CHROMA     &amp;&amp; ( tbWidth &lt;= 32 ) &amp;&amp; ( tbHeight &lt;= 32 )     &amp;&amp; ( IntraSubPartitionsSplit[ x0 ][ y0 ] == ISP_NO_SPLIT ) &amp;&amp; ( !cu_sbt_flag ) ) { </pre>	
<pre> if( ( !intra_bdpcm_flag[ x0 ][ y0 ] &amp;&amp; } transform_skip_enabled_flag &amp;&amp; tbWidth &lt;= MaxTsSize &amp;&amp; tbHeight &lt;= MaxTsSize ) </pre>	
<pre> <b>transform_skip_flag</b>[ x0 ][ y0 ] </pre>	ae(v)
<pre> if( (( CuPredMode[ x0 ][ y0 ] != MODE_INTRA &amp;&amp; sps_explicit_mts_inter_enabled_flag )        ( CuPredMode[ x0 ][ y0 ] == MODE_INTRA &amp;&amp; sps_explicit_mts_intra_enabled_flag ))     &amp;&amp; ( !transform_skip_flag[ x0 ][ y0 ] ) ) </pre>	
<pre> <b>tu_mts_idx</b>[ x0 ][ y0 ] </pre>	ae(v)
<pre> } </pre>	

**5.3 Embodiment 3**

The working draft specified in JVET-N1001-v8 may be changed as below.

**9.5.3.7 Fixed-length binarization process**

...  
 {{

**9.5.3.8 Binarization process for tu\_mts\_idx**

Input to this process is a request for a binarization for the syntax element tu\_mts\_idx.

Output of this process is the binarization of the syntax element.

The binarization for the syntax element tu\_mts\_idx is specified in Table 9-14.

**Table 9-14 – Binarization for tu\_mts\_idx**

Value of tu_mts_idx	Bin string
1	0
2	100
3	101
4	110
5	111

}}

**5.4 Embodiment 4**

The working draft specified in JVET-N1001-v8 may be changed as below.

**9.5.4.2 Derivation process for ctxTable, ctxIdx and bypassFlag**

**9.5.4.2.1 General**

...

Table 9-17 – Assignment of ctxInc to syntax elements with context coded bins

Syntax element	binIdx					
	0	1	2	3	4	>= 5
transform_skip_flag[ ] [ ]	0	na	na	na	na	na
tu_mts_idx[ ][ ]	[[cqtDepth]] $\{((\text{Log}_2(\text{TbW}) + \text{log}_2(\text{TbH})) \gg 1) - 2\}$	[[6]] $\{\{4\}\}$	[[7]] $\{\{5\}\}$	[[8]] $\{\{6\}\}$	na	na

**5.5 Embodiment 5**

The working draft specified in JVET-N1001-v8 may be changed as below.

**9.5.4.3 Derivation process for ctxTable, ctxIdx and bypassFlag**

**9.5.4.3.1 General**

...

Table 9-17 – Assignment of ctxInc to syntax elements with context coded bins

Syntax element	binIdx					
	0	1	2	3	4	>= 5
transform_skip_flag[ ] [ ]	0	na	na	na	na	na
tu_mts_idx[ ][ ]	[[cqtDepth]] {{0}}	[[6]] {{1}}	[[7]] {{2}}	[[8]] {{3}}	na	na

**5.6 Embodiment 6**

The working draft specified in JVET-N1001-v8 may be changed as below.

**9.5.4.4 Derivation process for ctxTable, ctxIdx and bypassFlag**

**9.5.4.4.1 General**

...

Table 9-17 – Assignment of ctxInc to syntax elements with context coded bins

Syntax element	binIdx					
	0	1	2	3	4	>= 5
transform_skip_flag[ ] [ ]	0	na	na	na	na	na
tu_mts_idx[ ][ ]	[[cqtDepth]] {{0}}	[[6]] {{1}}	[[7]] {{1}}	[[8]] {{1}}	na	na

**5.7 Embodiment 7**

The working draft specified in JVET-N1001-v8 may be changed as below.

**9.5.4.5 Derivation process for ctxTable, ctxIdx and bypassFlag**

**9.5.4.5.1 General**

...

Table 9-17 – Assignment of ctxInc to syntax elements with context coded bins

Syntax element	binIdx					
	0	1	2	3	4	>= 5
transform_skip_flag[ ] [ ]	0	na	na	na	na	na
tu_mts_idx[ ][ ]	[[cqtDepth]] {{{(Log2(TbW) + log2(TbH)) >> 1) - 2}}	[[6]] {{4}}	[[7]] {{4}}	[[8]] {{4}}	na	na

**5.8 Embodiment 8**

The working draft specified in JVET-N1001-v8 may be changed as below.

**9.5.4.6 Derivation process for ctxTable, ctxIdx and bypassFlag**

**9.5.4.6.1 General**

...

Table 9-17 – Assignment of ctxInc to syntax elements with context coded bins

Syntax element	binIdx					
	0	1	2	3	4	>= 5
transform_skip_flag[ ] [ ]	0	na	na	na	na	na
tu_mts_idx[ ][ ]	[[cqtDepth]] {{{(Log2(TbW) + log2(TbH)) >> 1) - 2}}	[[6]] {{4}}	[[7]] {{bypass}}	[[8]] {{bypass}}	na	na

Alternatively, the following may apply:

Syntax element	binIdx					
	0	1	2	3	4	>= 5
transform_skip_flag[ ][ ]	0	na	na	na	na	na
tu_mts_idx[ ][ ]	[[cqtDepth]] {{{(Log2(TbW) + log2(TbH)) >> 1) - 2}}	[[6]] {{4}}	[[7]] {{4}}	[[8]] {{4}}	na	na

**5.9 Embodiment 9**

The working draft specified in JVET-O2001-vC may be changed as below.

**8.7.4 Transformation process for scaled transform coefficients**

**8.7.4.1 General**

...

The variable implicitMtsEnabled is derived as follows:

- If [[sps\_mts\_enabled\_flag is equal to 1 and]] one of the following conditions is true, implicitMtsEnabled is set equal to 1:
  - IntDraSubPartitionsSplitType is not equal to ISP\_NO\_SPLIT
  - cu\_sbt\_flag is equal to 1 and Max( nTbW, nTbH ) is less than or equal to 32
  - sps\_explicit\_mts\_intra\_enabled\_flag is equal to 0 and CuPredMode[ 0 ][ xTbY ][ yTbY ] is equal to MODE\_INTRA and lfnst\_idx[ x0 ][ y0 ] is equal to 0 and intra\_mip\_flag[ x0 ][ y0 ] is equal to 0
- Otherwise, implicitMtsEnabled is set equal to 0.

**5.10 Embodiment 10**

The working draft specified in JVET-O2001-vC may be changed as below.

**8.7.4 Transformation process for scaled transform coefficients**

**8.7.4.1 General**

...

The variable implicitMtsEnabled is derived as follows:

- If [[sps\_mts\_enabled\_flag is equal to 1 and]] one of the following conditions is true, implicitMtsEnabled is set equal to 1:
  - IntDraSubPartitionsSplitType is not equal to ISP\_NO\_SPLIT
  - cu\_sbt\_flag is equal to 1 and Max( nTbW, nTbH ) is less than or equal to 32
  - {{sps\_mts\_enabled\_flag is equal to 1 and}} sps\_explicit\_mts\_intra\_enabled\_flag is equal to 0 and CuPredMode[ 0 ][ xTbY ][ yTbY ] is equal to MODE\_INTRA and lfnst\_idx[ x0 ][ y0 ] is equal to 0 and intra\_mip\_flag[ x0 ][ y0 ] is equal to 0
- Otherwise, implicitMtsEnabled is set equal to 0.

**5.11 Embodiment 11**

The working draft specified in JVET-O2001-vC may be changed as below.

**7.3.2.3 Sequence parameter set RBSP syntax**

...

sps_mts_enabled_flag	u(1)
----------------------	------

if( sps_mts_enabled_flag ) {	
<b>sps_explicit_mts_intra_enabled_flag</b>	u(1)
<b>sps_explicit_mts_inter_enabled_flag</b>	u(1)
<b>{{ sps_sbt_enabled_flag</b>	u(1)
if( sps_sbt_enabled_flag )	
<b>sps_sbt_max_size_64_flag</b>	u(1) }}
}	
<b>[[ sps_sbt_enabled_flag</b>	u(1)
if( sps_sbt_enabled_flag )	
<b>sps_sbt_max_size_64_flag</b>	u(1) ]]

**5.12 Embodiment 12**

The working draft specified in JVET-O2001-vC may be changed as below.

**7.3.2.3 Sequence parameter set RBSP syntax**

...

<b>sps_isp_enabled_flag</b>	u(1)
...	
<b>[[ sps_mts_enabled_flag</b>	u(1)
if( sps_mts_enabled_flag ) {}}	
<b>sps_explicit_mts_intra_enabled_flag</b>	u(1)
<b>sps_explicit_mts_inter_enabled_flag</b>	u(1)
[{}]	
<b>sps_sbt_enabled_flag</b>	u(1)
if( sps_sbt_enabled_flag )	
<b>sps_sbt_max_size_64_flag</b>	u(1)

**1.4.3.3 Sequence parameter set RBSP semantics**

[[sps\_mts\_enabled\_flag equal to 1 specifies that sps\_explicit\_mts\_intra\_enabled\_flag is present in the sequence parameter set RBSP syntax and that sps\_explicit\_mts\_inter\_enabled\_flag is present in the sequence parameter set RBSP syntax. sps\_mts\_enabled\_flag equal to 0 specifies that sps\_explicit\_mts\_intra\_enabled\_flag is not present in the sequence parameter set RBSP syntax and that sps\_explicit\_mts\_inter\_enabled\_flag is not present in the sequence parameter set RBSP syntax.]]

**8.7.4 Transformation process for scaled transform coefficients**

**8.7.4.1 General**

...

The variable `implicitMtsEnabled` is derived as follows:

- If `[[sps_mts_enabled_flag is equal to 1 and]]` one of the following conditions is true, `implicitMtsEnabled` is set equal to 1:
  - `IntDraSubPartitionsSplitType` is not equal to `ISP_NO_SPLIT`
  - `cu_sbt_flag` is equal to 1 and `Max( nTbW, nTbH )` is less than or equal to 32
  - `sps_explicit_mts_intra_enabled_flag` is equal to 0 and `CuPredMode[ 0 ][ xTbY ][ yTbY ]` is equal to `MODE_INTRA` and `lfnst_idx[ x0 ][ y0 ]` is equal to 0 and `intra_mip_flag[ x0 ][ y0 ]` is equal to 0
- Otherwise, `implicitMtsEnabled` is set equal to 0.

**5.13 Embodiment 13**

The working draft specified in JVET-O2001-vC may be changed as below.

**8.7.4 Transformation process for scaled transform coefficients**

**8.7.4.1 General**

...

The variable `implicitMtsEnabled` is derived as follows:

- If `[[sps_mts_enabled_flag is equal to 1 and]]` one of the following conditions is true, `implicitMtsEnabled` is set equal to 1:
  - `IntDraSubPartitionsSplitType` is not equal to `ISP_NO_SPLIT`
  - `cu_sbt_flag` is equal to 1 and `Max( nTbW, nTbH )` is less than or equal to 32
  - `{{sps_mts_enabled_flag is equal to 1 and}}` `sps_explicit_mts_intra_enabled_flag` is equal to 0 and `CuPredMode[ 0 ][ xTbY ][ yTbY ]` is equal to `MODE_INTRA` and `lfnst_idx[ x0 ][ y0 ]` is equal to 0 and `intra_mip_flag[ x0 ][ y0 ]` is equal to 0
- Otherwise, `implicitMtsEnabled` is set equal to 0.

**5.14 Embodiment 14**

The working draft specified in JVET-O2001-vC may be changed as below.

**7.3.8.5 Coding unit syntax**

<pre>                 if ( sps_ism_enabled_flag {{&amp;&amp; sps_mts_enabled_flag}} &amp;&amp; intra_luma_ref_idx[ x0 ][ y0 ] == 0 &amp;&amp;                 ( cbWidth &lt;= MaxTbSizeY &amp;&amp; cbHeight &lt;= MaxTbSizeY ) &amp;&amp;                 ( cbWidth * cbHeight &gt; MinTbSizeY * MinTbSizeY ) )             </pre>	
<pre>                 <b>intra_subpartitions_mode_flag</b>[ x0 ][ y0 ]             </pre>	ae(v)
<pre>                 if( intra_subpartitions_mode_flag[ x0 ][ y0 ] == 1 )             </pre>	

<b>intra_subpartitions_split_flag</b> [ x0 ][ y0 ]	ae(v)
...	
if( cu_cbf ) {	
if( CuPredMode[ chType ][ x0 ][ y0 ] == MODE_INTER && sps_sbt_enabled_flag {{&& sps_mts_enabled_flag}} && !ciip_flag[ x0 ][ y0 ] && !MergeTriangleFlag[ x0 ][ y0 ] ) {	
if( cbWidth <= MaxSbtSize && cbHeight <= MaxSbtSize ) {	
allowSbtVerH = cbWidth >= 8	
allowSbtVerQ = cbWidth >= 16	
allowSbtHorH = cbHeight >= 8	
allowSbtHorQ = cbHeight >= 16	
if( allowSbtVerH    allowSbtHorH    allowSbtVerQ    allowSbtHorQ )	
cu_sbt_flag	ae(v)
}	
if( cu_sbt_flag ) {	
if( ( allowSbtVerH    allowSbtHorH ) && ( allowSbtVerQ    allowSbtHorQ ) )	
cu_sbt_quad_flag	ae(v)
if( ( cu_sbt_quad_flag && allowSbtVerQ && allowSbtHorQ )    ( !cu_sbt_quad_flag && allowSbtVerH && allowSbtHorH ) )	
cu_sbt_horizontal_flag	ae(v)
cu_sbt_pos_flag	ae(v)
}	
}	

**5.15 Embodiment 15**

This embodiment is to apply transform coefficient zero-out according to the SPS flag `sps_mts_enabled_flag`.

The working draft specified in JVET-O2001-v14 may be changed as below.

**7.3.8.11 Residual coding syntax**

	<b>Descriptor</b>
residual_coding( x0, y0, log2TbWidth, log2TbHeight, cIdx ) {	
if( ( tu_mts_idx[ x0 ][ y0 ] > 0    ({{sps_mts_enabled_flag &&}} cu_sbt_flag && log2TbWidth < 6 && log2TbHeight < 6 ) ) && cIdx == 0 && log2TbWidth > 4 )	
log2ZoTbWidth = 4	
else	
log2ZoTbWidth = Min( log2TbWidth, 5 )	
MaxCcbps = 2 * ( 1 << log2TbWidth ) * ( 1 << log2TbHeight )	

<pre> if( tu_mts_idx[ x0 ][ y0 ] &gt; 0      ( {{sps_mts_enabled_flag &amp;&amp;}}   cu_sbt_flag &amp;&amp; log2TbWidth &lt; 6 &amp;&amp; log2TbHeight &lt; 6 ) )   &amp;&amp; cIdx == 0 &amp;&amp; log2TbHeight &gt; 4 ) </pre>	
<pre> log2ZoTbHeight = 4 </pre>	
<pre> else </pre>	
<pre> log2ZoTbHeight = Min( log2TbHeight, 5 ) </pre>	
<pre> if( log2TbWidth &gt; 0 ) </pre>	
<pre> <b>last_sig_coeff_x_prefix</b> </pre>	ae(v)

[00170] In some embodiments, the following technical solutions can be implemented:

[00171] B1. A method for video processing, comprising selecting, as part of a multiple transform selection (MTS) process, a common transform as both a vertical transform and a horizontal transform; and applying, as part of performing a conversion between a current block of a video and a bitstream representation of the video, the vertical transform and the horizontal transform to the current block.

[00172] B2. The method of solution B1, wherein the common transform is either a first type of transform or a second type of transform.

[00173] B3. The method of solution B2, wherein the first type of transform is a Discrete Cosine Transform of Type II (DCT-II).

[00174] B4. The method of solution B2, wherein the second type of transform is a Discrete Sine Transform of Type VII (DST-VII).

[00175] B5. The method of solution B1, wherein a signaling for the MTS process comprises at most one flag for the current block.

[00176] B6. The method of solution B5, wherein the common transform is a Discrete Cosine Transform of Type II (DCT-II) when the flag is zero, and wherein the common transform is a Discrete Sine Transform of Type VII (DST-VII) when the flag is one.

[00177] B7. The method of solution B5, wherein the common transform is a Discrete Cosine Transform of Type II (DCT-II) when the flag is one, and wherein the common transform is a Discrete Sine Transform of Type VII (DST-VII) when the flag is zero.

[00178] B8. The method of any of solutions B1 to B7, wherein the current block has a height (H) and a width (W), and wherein H and W are positive integers.

[00179] B9. The method of solution B8, wherein  $W \geq T1$  and  $H \geq T2$ , and T1 and T2 are

integers.

[00180] B10. The method of solution B9, wherein  $T1 = T2 = 8$ .

[00181] B11. The method of solution B8, wherein  $W \leq T1$  and  $H \leq T2$ , and  $T1$  and  $T2$  are integers.

[00182] B12. The method of solution B11, wherein  $T1 = T2 = 16$ .

[00183] B13. The method of solution B8, wherein  $\min(W, H) \geq T1$ , and  $T1$  is an integer.

[00184] B14. The method of solution B13, wherein  $T1 = 8$ .

[00185] B15. The method of solution B8, wherein  $\max(W, H) \leq T1$ , and  $T1$  is an integer.

[00186] B16. The method of solution B15, wherein  $T1 = 32$ .

[00187] B17. The method of solution B8, wherein  $W \times H \geq T1$ , and  $T1$  is an integer.

[00188] B18. The method of solution B17, wherein  $T1 = 64$ .

[00189] B19. The method of solution B8, wherein  $W \times H \leq T1$ , and  $T1$  is an integer.

[00190] B20. The method of solution B19, wherein  $T1 = 256$ .

[00191] B21. A method for video processing, comprising selecting, for a current block of a video as part of a multiple transform selection (MTS) process, one or more transforms that exclude a Discrete Sine Transform of Type VIII (DST VIII); and applying, as part of performing a conversion between the current block and a bitstream representation of the video, the one or more transforms to the current block based on the current block being coded with a sub-block transform (SBT).

[00192] B22. The method of solution B21, wherein the one or more transforms consist of a Discrete Cosine Transform of Type II (DCT-II) and a Discrete Sine Transform of Type VII (DST-VII).

[00193] B23. The method of solution B21, wherein the one or more transforms comprise a horizontal transform and a vertical transform.

[00194] B24. The method of solution B23, wherein the SBT is applied in a vertical direction, wherein the horizontal transform comprises a Discrete Cosine Transform of Type II (DCT-II), and wherein the vertical transform comprises a Discrete Sine Transform of Type VII (DST-VII).

[00195] B25. The method of solution B23, wherein the SBT is applied in a horizontal direction, wherein the vertical transform comprises a Discrete Cosine Transform of Type II (DCT-II), and wherein the horizontal transform comprises a Discrete Sine Transform of Type VII (DST-VII).

**[00196]** B26. A method for video processing, comprising selecting, for a current block of a video, a vertical transform and a horizontal transform as part of a multiple transform selection (MTS) process, wherein the current block is coded with a sub-block transform (SBT) based on a size of a transform block (TB) being smaller than a size of the current block, wherein the TB has a height (H) and a width (W), and wherein H and W are positive integers; and performing, based on the selecting, a conversion between the current block and a bitstream representation of the video.

**[00197]** B27. The method of solution B26, wherein the SBT is applied in a vertical direction, wherein the vertical transform comprises a Discrete Sine Transform of Type VII (DST-VII) and the horizontal transform comprises a Discrete Cosine Transform of Type II (DCT-II) when  $W \geq T1$ , wherein the vertical transform comprises a Discrete Sine Transform of Type VII (DST-VII) and the horizontal transform comprises a Discrete Cosine Transform of Type VIII (DCT-VIII) when  $W < T1$ , and wherein T1 is a positive integer.

**[00198]** B28. The method of solution B26, wherein the SBT is applied in a horizontal direction, wherein the horizontal transform comprises a Discrete Sine Transform of Type VII (DST-VII) and the vertical transform comprises a Discrete Cosine Transform of Type II (DCT-II) when  $H \geq T1$ , wherein the horizontal transform comprises a Discrete Sine Transform of Type VII (DST-VII) and the vertical transform comprises a Discrete Cosine Transform of Type VIII (DCT-VIII) when  $H < T1$ , and wherein T1 is a positive integer.

**[00199]** B29. The method of solution B27 or B28, wherein  $T1 = 8$ .

**[00200]** B30. A method for video processing, comprising making a decision, for a current block of a video and based on one or more messages signaled in a bitstream representation of the video, regarding applying a transform coefficient zero-out process; and performing, based on the decision, a conversion between the current block and the bitstream representation, wherein the one or more messages are signaled in a video parameter set (VPS), a sequence parameter set (SPS), a picture parameter set (PPS), an adaptation parameter set (APS), a decoder parameter set (DPS), a slice header, a picture header, a sequence header, a tile group header, a tile, a coding tree unit (CTU) row, a CTU, a coding unit (CU), a prediction unit (PU), or a transform unit (TU).

**[00201]** B31. The method of solution B30, wherein the one or more messages comprise a flag that controls a usage of a multiple transform selection (MTS) process for the current block.

**[00202]** B32. The method of solution B30, wherein the one or more messages comprise a flag

that controls a usage of a sub-block transform (SBT) on the current block.

**[00203]** B33. The method of solution B30, wherein the decision is further based on a dimension of a transform block (TB).

**[00204]** B34. The method of solution B30, wherein the transform coefficient zero-out is not applied for a transform block (TB) with specified dimensions when a multiple transform selection (MTS) process is not applied.

**[00205]** B35. The method of solution B30, wherein the transform coefficient zero-out is applied for a transform block (TB) with specified dimensions when a multiple transform selection (MTS) process is applied.

**[00206]** B36. A method for video processing, comprising making a decision, for a current block of a video and based on a size and a type of a transform, regarding applying a transform coefficient zero-out; and performing, based on the decision, a conversion between the current block and the bitstream representation.

**[00207]** B37. The method of solution B36, wherein the transform coefficient zero-out is applied when the transform is a Discrete Cosine Transform of Type II (DCT-II) and a size of the transform is  $M \times 64$  or  $64 \times N$ , and wherein  $M$  and  $N$  are positive integers.

**[00208]** B38. The method of solution B37, wherein  $M \leq 64$  and  $N \leq 64$ .

**[00209]** B39. The method of solution B36, wherein the transform coefficient zero-out is applied when the transform is a Discrete Cosine Transform of Type VIII (DCT-VIII) or a Discrete Sine Transform of Type VII (DST-VII) and a size of the transform is  $M \times 32$  or  $32 \times N$ , and wherein  $M$  and  $N$  are positive integers.

**[00210]** B40. The method of solution B37, wherein  $M \leq 32$  and  $N \leq 32$ .

**[00211]** B41. The method of solution B36, wherein the transform coefficient zero-out is not applied when the current block is coded using a transform skip mode.

**[00212]** B42. A method for video processing, comprising making a decision, for a current block of a video and based on an implicit transform of a multiple transform selection (MTS) process, regarding applying a transform coefficient zero-out; and performing, based on the decision, a conversion between the current block and the bitstream representation, wherein an implicit MTS process includes using a characteristic of the current block to determine a transform used during the conversion.

**[00213]** B43. The method of solution B42, wherein the transform coefficient zero-out is

applied when a transform block (TB) of size  $M \times 32$  or  $32 \times N$  is coded with the implicit transform, and wherein  $M$  and  $N$  are positive integers.

**[00214]** B44. The method of solution B43, wherein  $M \leq 32$  and  $N \leq 32$ .

**[00215]** B45. The method of any of solutions B1 to B44, wherein the conversion generates the current block from the bitstream representation.

**[00216]** B46. The method of any of solutions B1 to B44, wherein the conversion generates the bitstream representation from the current block.

**[00217]** B47. An apparatus in a video system comprising a processor and a non-transitory memory with instructions thereon, wherein the instructions upon execution by the processor, cause the processor to implement the method in any one of solutions B1 to B46.

**[00218]** B48. A computer program product stored on a non-transitory computer readable media, the computer program product including program code for carrying out the method in any one of solutions B1 to B46.

**[00219]** FIG. 18 is a block diagram of a video processing apparatus 1800. The apparatus 1800 may be used to implement one or more of the methods described herein. The apparatus 1800 may be embodied in a smartphone, tablet, computer, Internet of Things (IoT) receiver, and so on. The apparatus 1800 may include one or more processors 1802, one or more memories 1804 and video processing hardware 1806. The processor(s) 1802 may be configured to implement one or more methods (including, but not limited to, method 1700) described in the present document. The memory (memories) 1804 may be used for storing data and code used for implementing the methods and techniques described herein. The video processing hardware 1806 may be used to implement, in hardware circuitry, some techniques described in the present document.

**[00220]** In some embodiments, the video coding methods may be implemented using an apparatus that is implemented on a hardware platform as described with respect to FIG. 18.

**[00221]** Some embodiments of the disclosed technology include making a decision or determination to enable a video processing tool or mode. In an example, when the video processing tool or mode is enabled, the encoder will use or implement the tool or mode in the processing of a block of video, but may not necessarily modify the resulting bitstream based on the usage of the tool or mode. That is, a conversion from the block of video to the bitstream representation of the video will use the video processing tool or mode when it is enabled based on the decision or determination. In another example, when the video processing tool or mode is

enabled, the decoder will process the bitstream with the knowledge that the bitstream has been modified based on the video processing tool or mode. That is, a conversion from the bitstream representation of the video to the block of video will be performed using the video processing tool or mode that was enabled based on the decision or determination.

**[00222]** Some embodiments of the disclosed technology include making a decision or determination to disable a video processing tool or mode. In an example, when the video processing tool or mode is disabled, the encoder will not use the tool or mode in the conversion of the block of video to the bitstream representation of the video. In another example, when the video processing tool or mode is disabled, the decoder will process the bitstream with the knowledge that the bitstream has not been modified using the video processing tool or mode that was enabled based on the decision or determination.

**[00223]** FIG. 19 is a block diagram showing an example video processing system 1900 in which various techniques disclosed herein may be implemented. Various implementations may include some or all of the components of the system 1900. The system 1900 may include input 1902 for receiving video content. The video content may be received in a raw or uncompressed format, e.g., 8 or 10 bit multi-component pixel values, or may be in a compressed or encoded format. The input 1902 may represent a network interface, a peripheral bus interface, or a storage interface. Examples of network interface include wired interfaces such as Ethernet, passive optical network (PON), etc. and wireless interfaces such as Wi-Fi or cellular interfaces.

**[00224]** The system 1900 may include a coding component 1904 that may implement the various coding or encoding methods described in the present document. The coding component 1904 may reduce the average bitrate of video from the input 1902 to the output of the coding component 1904 to produce a coded representation of the video. The coding techniques are therefore sometimes called video compression or video transcoding techniques. The output of the coding component 1904 may be either stored, or transmitted via a communication connected, as represented by the component 1906. The stored or communicated bitstream (or coded) representation of the video received at the input 1902 may be used by the component 1908 for generating pixel values or displayable video that is sent to a display interface 1910. The process of generating user-viewable video from the bitstream representation is sometimes called video decompression. Furthermore, while certain video processing operations are referred to as “coding” operations or tools, it will be appreciated that the coding tools or operations are used at

an encoder and corresponding decoding tools or operations that reverse the results of the coding will be performed by a decoder.

**[00225]** Examples of a peripheral bus interface or a display interface may include universal serial bus (USB) or high definition multimedia interface (HDMI) or Displayport, and so on. Examples of storage interfaces include SATA (serial advanced technology attachment), PCI, IDE interface, and the like. The techniques described in the present document may be embodied in various electronic devices such as mobile phones, laptops, smartphones or other devices that are capable of performing digital data processing and/or video display.

**[00226]** From the foregoing, it will be appreciated that specific embodiments of the presently disclosed technology have been described herein for purposes of illustration, but that various modifications may be made without deviating from the scope of the invention. Accordingly, the presently disclosed technology is not limited except as by the appended claims.

**[00227]** Implementations of the subject matter and the functional operations described in this patent document can be implemented in various systems, digital electronic circuitry, or in computer software, firmware, or hardware, including the structures disclosed in this specification and their structural equivalents, or in combinations of one or more of them. Implementations of the subject matter described in this specification can be implemented as one or more computer program products, i.e., one or more modules of computer program instructions encoded on a tangible and non-transitory computer readable medium for execution by, or to control the operation of, data processing apparatus. The computer readable medium can be a machine-readable storage device, a machine-readable storage substrate, a memory device, a composition of matter effecting a machine-readable propagated signal, or a combination of one or more of them. The term “data processing unit” or “data processing apparatus” encompasses all apparatus, devices, and machines for processing data, including by way of example a programmable processor, a computer, or multiple processors or computers. The apparatus can include, in addition to hardware, code that creates an execution environment for the computer program in question, e.g., code that constitutes processor firmware, a protocol stack, a database management system, an operating system, or a combination of one or more of them.

**[00228]** A computer program (also known as a program, software, software application, script, or code) can be written in any form of programming language, including compiled or interpreted languages, and it can be deployed in any form, including as a stand-alone program or

as a module, component, subroutine, or other unit suitable for use in a computing environment.

A computer program does not necessarily correspond to a file in a file system. A program can be stored in a portion of a file that holds other programs or data (e.g., one or more scripts stored in a markup language document), in a single file dedicated to the program in question, or in multiple coordinated files (e.g., files that store one or more modules, sub programs, or portions of code).

A computer program can be deployed to be executed on one computer or on multiple computers that are located at one site or distributed across multiple sites and interconnected by a communication network.

**[00229]** The processes and logic flows described in this specification can be performed by one or more programmable processors executing one or more computer programs to perform functions by operating on input data and generating output. The processes and logic flows can also be performed by, and apparatus can also be implemented as, special purpose logic circuitry, e.g., an FPGA (field programmable gate array) or an ASIC (application specific integrated circuit).

**[00230]** Processors suitable for the execution of a computer program include, by way of example, both general and special purpose microprocessors, and any one or more processors of any kind of digital computer. Generally, a processor will receive instructions and data from a read only memory or a random access memory or both. The essential elements of a computer are a processor for performing instructions and one or more memory devices for storing instructions and data. Generally, a computer will also include, or be operatively coupled to receive data from or transfer data to, or both, one or more mass storage devices for storing data, e.g., magnetic, magneto optical disks, or optical disks. However, a computer need not have such devices. Computer readable media suitable for storing computer program instructions and data include all forms of nonvolatile memory, media and memory devices, including by way of example semiconductor memory devices, e.g., EPROM, EEPROM, and flash memory devices. The processor and the memory can be supplemented by, or incorporated in, special purpose logic circuitry.

**[00231]** While this patent document contains many specifics, these should not be construed as limitations on the scope of any invention or of what may be claimed, but rather as descriptions of features that may be specific to particular embodiments of particular inventions. Certain features that are described in this patent document in the context of separate embodiments can also be

implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable subcombination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a subcombination or variation of a subcombination.

**[00232]** Similarly, while operations are depicted in the drawings in a particular order, this should not be understood as requiring that such operations be performed in the particular order shown or in sequential order, or that all illustrated operations be performed, to achieve desirable results. Moreover, the separation of various system components in the embodiments described in this patent document should not be understood as requiring such separation in all embodiments.

**[00233]** Only a few implementations and examples are described and other implementations, enhancements and variations can be made based on what is described and illustrated in this patent document.

## WHAT IS CLAIMED IS:

1. A method for video processing, comprising:  
selecting, as part of a multiple transform selection (MTS) process, a common transform as both a vertical transform and a horizontal transform; and  
applying, as part of performing a conversion between a current block of a video and a bitstream representation of the video, the vertical transform and the horizontal transform to the current block.
2. The method of claim 1, wherein the common transform is either a first type of transform or a second type of transform.
3. The method of claim 2, wherein the first type of transform is a Discrete Cosine Transform of Type II (DCT-II).
4. The method of claim 2, wherein the second type of transform is a Discrete Sine Transform of Type VII (DST-VII).
5. The method of claim 1, wherein a signaling for the MTS process comprises at most one flag for the current block.
6. The method of claim 5, wherein the common transform is a Discrete Cosine Transform of Type II (DCT-II) when the flag is zero, and wherein the common transform is a Discrete Sine Transform of Type VII (DST-VII) when the flag is one.
7. The method of claim 5, wherein the common transform is a Discrete Cosine Transform of Type II (DCT-II) when the flag is one, and wherein the common transform is a Discrete Sine Transform of Type VII (DST-VII) when the flag is zero.
8. The method of any of claims 1 to 7, wherein the current block has a height (H) and a width (W), and wherein H and W are positive integers.
9. The method of claim 8, wherein  $W \geq T1$  and  $H \geq T2$ , and T1 and T2 are integers.
10. The method of claim 9, wherein  $T1 = T2 = 8$ .

11. The method of claim 8, wherein  $W \leq T1$  and  $H \leq T2$ , and  $T1$  and  $T2$  are integers.
12. The method of claim 11, wherein  $T1 = T2 = 16$ .
13. The method of claim 8, wherein  $\min(W, H) \geq T1$ , and  $T1$  is an integer.
14. The method of claim 13, wherein  $T1 = 8$ .
15. The method of claim 8, wherein  $\max(W, H) \leq T1$ , and  $T1$  is an integer.
16. The method of claim 15, wherein  $T1 = 32$ .
17. The method of claim 8, wherein  $W \times H \geq T1$ , and  $T1$  is an integer.
18. The method of claim 17, wherein  $T1 = 64$ .
19. The method of claim 8, wherein  $W \times H \leq T1$ , and  $T1$  is an integer.
20. The method of claim 19, wherein  $T1 = 256$ .
21. A method for video processing, comprising:
  - selecting, for a current block of a video as part of a multiple transform selection (MTS) process, one or more transforms that exclude a Discrete Sine Transform of Type VIII (DST-VIII); and
  - applying, as part of performing a conversion between the current block and a bitstream representation of the video, the one or more transforms to the current block based on the current block being coded with a sub-block transform (SBT).
22. The method of claim 21, wherein the one or more transforms consist of a Discrete Cosine Transform of Type II (DCT-II) and a Discrete Sine Transform of Type VII (DST-VII).
23. The method of claim 21, wherein the one or more transforms comprise a horizontal transform and a vertical transform.

24. The method of claim 23, wherein the SBT is applied in a vertical direction, wherein the horizontal transform comprises a Discrete Cosine Transform of Type II (DCT-II), and wherein the vertical transform comprises a Discrete Sine Transform of Type VII (DST-VII).
25. The method of claim 23, wherein the SBT is applied in a horizontal direction, wherein the vertical transform comprises a Discrete Cosine Transform of Type II (DCT-II), and wherein the horizontal transform comprises a Discrete Sine Transform of Type VII (DST-VII).
26. A method for video processing, comprising:  
selecting, for a current block of a video, a vertical transform and a horizontal transform as part of a multiple transform selection (MTS) process, wherein the current block is coded with a sub-block transform (SBT) based on a size of a transform block (TB) being smaller than a size of the current block, wherein the TB has a height (H) and a width (W), and wherein H and W are positive integers; and  
performing, based on the selecting, a conversion between the current block and a bitstream representation of the video.
27. The method of claim 26, wherein the SBT is applied in a vertical direction, wherein the vertical transform comprises a Discrete Sine Transform of Type VII (DST-VII) and the horizontal transform comprises a Discrete Cosine Transform of Type II (DCT-II) when  $W \geq T1$ , wherein the vertical transform comprises a Discrete Sine Transform of Type VII (DST-VII) and the horizontal transform comprises a Discrete Cosine Transform of Type VIII (DCT-VIII) when  $W < T1$ , and wherein T1 is a positive integer.
28. The method of claim 26, wherein the SBT is applied in a horizontal direction, wherein the horizontal transform comprises a Discrete Sine Transform of Type VII (DST-VII) and the vertical transform comprises a Discrete Cosine Transform of Type II (DCT-II) when  $H \geq T1$ , wherein the horizontal transform comprises a Discrete Sine Transform of Type VII (DST-VII) and the vertical transform comprises a Discrete Cosine Transform of Type VIII (DCT-VIII) when  $H < T1$ , and wherein T1 is a positive integer.
29. The method of claim 27 or 28, wherein  $T1 = 8$ .

30. A method for video processing, comprising:  
making a decision, for a current block of a video and based on one or more messages signaled in a bitstream representation of the video, regarding applying a transform coefficient zero-out process; and  
performing, based on the decision, a conversion between the current block and the bitstream representation,  
wherein the one or more messages are signaled in a video parameter set (VPS), a sequence parameter set (SPS), a picture parameter set (PPS), an adaptation parameter set (APS), a decoder parameter set (DPS), a slice header, a picture header, a sequence header, a tile group header, a tile, a coding tree unit (CTU) row, a CTU, a coding unit (CU), a prediction unit (PU), or a transform unit (TU).
31. The method of claim 30, wherein the one or more messages comprise a flag that controls a usage of a multiple transform selection (MTS) process for the current block.
32. The method of claim 30, wherein the one or more messages comprise a flag that controls a usage of a sub-block transform (SBT) on the current block.
33. The method of claim 30, wherein the decision is further based on a dimension of a transform block (TB).
34. The method of claim 30, wherein the transform coefficient zero-out is not applied for a transform block (TB) with specified dimensions when a multiple transform selection (MTS) process is not applied.
35. The method of claim 30, wherein the transform coefficient zero-out is applied for a transform block (TB) with specified dimensions when a multiple transform selection (MTS) process is applied.
36. A method for video processing, comprising:  
making a decision, for a current block of a video and based on a size and a type of a transform, regarding applying a transform coefficient zero-out; and

performing, based on the decision, a conversion between the current block and the bitstream representation.

37. The method of claim 36, wherein the transform coefficient zero-out is applied when the transform is a Discrete Cosine Transform of Type II (DCT-II) and a size of the transform is  $M \times 64$  or  $64 \times N$ , and wherein  $M$  and  $N$  are positive integers.

38. The method of claim 37, wherein  $M \leq 64$  and  $N \leq 64$ .

39. The method of claim 36, wherein the transform coefficient zero-out is applied when the transform is a Discrete Cosine Transform of Type VIII (DCT-VIII) or a Discrete Sine Transform of Type VII (DST-VII) and a size of the transform is  $M \times 32$  or  $32 \times N$ , and wherein  $M$  and  $N$  are positive integers.

40. The method of claim 37, wherein  $M \leq 32$  and  $N \leq 32$ .

41. The method of claim 36, wherein the transform coefficient zero-out is not applied when the current block is coded using a transform skip mode.

42. A method for video processing, comprising:

making a decision, for a current block of a video and based on an implicit transform of a multiple transform selection (MTS) process, regarding applying a transform coefficient zero-out; and

performing, based on the decision, a conversion between the current block and the bitstream representation,

wherein an implicit MTS process includes using a characteristic of the current block to determine a transform used during the conversion.

43. The method of claim 42, wherein the transform coefficient zero-out is applied when a transform block (TB) of size  $M \times 32$  or  $32 \times N$  is coded with the implicit transform, and wherein  $M$  and  $N$  are positive integers.

44. The method of claim 43, wherein  $M \leq 32$  and  $N \leq 32$ .

45. The method of any of claims 1 to 44, wherein the conversion generates the current block from the bitstream representation.
46. The method of any of claims 1 to 44, wherein the conversion generates the bitstream representation from the current block.
47. An apparatus in a video system comprising a processor and a non-transitory memory with instructions thereon, wherein the instructions upon execution by the processor, cause the processor to implement the method recited in one or more of claims 1 to 46.
48. A computer program product stored on a non-transitory computer readable media, the computer program product including program code for carrying out the method recited in one or more of claims 1 to 46.






FIG. 2




FIG. 3A




FIG. 3B




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 6




FIG. 7

		B		
		X		

		B		
		X		

		B		
		X		

FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12

When  $N \geq 8$  and  $M \geq 8$ ,




FIG. 13




FIG. 14




FIG. 15






FIG. 17A




FIG. 17B




FIG. 17C




FIG. 17D




FIG. 17E




FIG. 17F




FIG. 18




FIG. 19

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/CN2020/094905

<b>A. CLASSIFICATION OF SUBJECT MATTER</b>		
H04N 19/105(2014.01)i		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b>		
Minimum documentation searched (classification system followed by classification symbols)		
H04N		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)		
CNPAT,WPI,EPODOC,CNKI,IEEE: coding, encode, decode, common, same, vertical, AMT, simplified, transform, bytedance, video, multiple transform selection, compress, MTS, type, size, sub, division, bit 1w stream, current, block, unit, signal, message, zero 1w out, coefficient, DCT, DST, implit, EMT		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CN 109716772 A (QUALCOMM INC.) 03 May 2019 (2019-05-03) description, paragraphs 0157, 0127, 0242-0246	1-20, 45-48
X	WO 2019076138 A1 (HUAWEI TECHNOLOGIES CO., LTD.) 25 April 2019 (2019-04-25) description, paragraphs 0007, 0193, figure 9	21-26, 45-48
X	US 2015117520 A1 (BROADCOM CORP.) 30 April 2015 (2015-04-30) description, paragraphs 0015-0020	30, 45-48
A	WO 2012006574 A2 (QUALCOMM INC. et al.) 12 January 2012 (2012-01-12) description, paragraphs 0135-0137	36-48
A	CN 103098473 A (SAMSUNG ELECTRONICS CO., LTD.) 08 May 2013 (2013-05-08) the whole document	1-48
A	ANKUR, Saxena et al. "DCT/DST-Based Transform Coding for Intra Prediction in Image/ Video Coding" <i>IEEE TRANSACTIONS ON IMAGE PROCESSING</i> , Vol. 22, No. 10, 31 October 2013 (2013-10-31), 3974-3981	1-48
<input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C. <input checked="" type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
27 August 2020		09 September 2020
Name and mailing address of the ISA/CN		Authorized officer
National Intellectual Property Administration, PRC 6, Xitucheng Rd., Jimen Bridge, Haidian District, Beijing 100088 China		FAN, Yuxia
Facsimile No. (86-10)62019451		Telephone No. 86-(10)-53961331



**INTERNATIONAL SEARCH REPORT**  
**Information on patent family members**

International application No.

**PCT/CN2020/094905**

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
CN	109716772	A	03 May 2019	WO	2018064517	A1	05 April 2018
				US	2018098081	A1	05 April 2018
				KR	20190052008	A	15 May 2019
				JP	2019534624	A	28 November 2019
				EP	3520405	A1	07 August 2019
				BR	112019006606	A2	02 July 2019
				IN	201927008674	A	02 August 2019
WO	2019076138	A1	25 April 2019	CN	111133760	A	08 May 2020
				WO	2019076206	A1	25 April 2019
				CN	111226438	A	02 June 2020
				WO	2019076201	A1	25 April 2019
				KR	20200053602	A	18 May 2020
				EP	3677032	A1	08 July 2020
				WO	2019076200	A1	25 April 2019
US	2015117520	A1	30 April 2015	None			
WO	2012006574	A2	12 January 2012	CN	102986216	A	20 March 2013
				US	2012008682	A1	12 January 2012
				DK	2591600	T3	12 January 2015
				US	2017238015	A1	17 August 2017
				JP	2013534794	A	05 September 2013
				WO	2012006576	A2	12 January 2012
				KR	20130030300	A	26 March 2013
				US	2012008683	A1	12 January 2012
				KR	20140054464	A	08 May 2014
				JP	2015039191	A	26 February 2015
				KR	20150046353	A	29 April 2015
				EP	2680585	A2	01 January 2014
				HU	E024172	T2	29 February 2016
				AR	0822203	A1	21 November 2012
				HK	1220838	A1	12 May 2017
				EP	2591600	A2	15 May 2013
				JP	2015039185	A	26 February 2015
				IN	428CHN2013	A	03 July 2015
				EP	2680585	A3	19 March 2014
				CN	102986215	A	20 March 2013
CN	105721871	A	29 June 2016				
CN	105049852	A	11 November 2015				
EP	2591603	A1	15 May 2013				
WO	2012006568	A1	12 January 2012				
US	2012008675	A1	12 January 2012				
KR	20130030301	A	26 March 2013				
PL	2591600	T3	31 March 2015				
TW	201208386	A	16 February 2012				
JP	2013531445	A	01 August 2013				
CN	103098473	A	08 May 2013	WO	2012033373	A2	15 March 2012
				US	2012057630	A1	08 March 2012
				EP	2614648	A2	17 July 2013
				KR	20130098360	A	04 September 2013
				KR	20190028575	A	18 March 2019

**INTERNATIONAL SEARCH REPORT**  
**Information on patent family members**

International application No.

**PCT/CN2020/094905**

Patent document cited in search report			Publication date (day/month/year)	Patent family member(s)			Publication date (day/month/year)
US	2019104323	A1	04 April 2019	CA	3078240	A1	11 April 2019
				WO	2019070770	A1	11 April 2019
.....							