PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
H01L 21/76, 21/60, 21/44, 23/02

A1

(11) International Publication Number: WO 00/65647

(43) International Publication Date: 2 November 2000 (02.11.00)

US

(21) International Application Number: PCT/US00/10785

(22) International Filing Date: 21 April 2000 (21.04.00)

(30) Priority Data: 60/130,540 22 April 1999 (22.04.99)

(71) Applicant: INTERNATIONAL RECTIFIER CORPORATION [US/US]; 233 Kansas Street, El Segundo, CA 90245 (US).

(72) Inventor: EWER, Peter, R.; 122 Mill Lane, Hurst Green, Oxted, Surrey RH8 9DD (GB).


(74) Agents: WEINER, Samuel, H. et al.; Ostrolenk, Faber, Gerb & Soffen, LLP, 1180 Avenue of the Americas, New York, NY 10036 (US).

(81) Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: CHIP SCALE PACKAGE



(57) Abstract

A process for forming a true chip scale package comprising the sandwiching of a silicon wafer (11) with a large number of identical die therein between top and bottom metal contact plates (12a, 13, 20) of the same size as the wafer. The sandwich is secured together as by soldering, and the die and contact plates are singulated in the form of a final chip scale package. The edge of each chip may have an insulation band formed thereon. Slots (34) may be formed in the top contact to define, with the edge saw cuts, a separate contact area on each top contact.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
\mathbf{BF}	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

WO 00/65647 PCT/US00/10785

- 1 -

TITLE: CHIP SCALE PACKAGE

BACKGROUND OF THE INVENTION

This invention relates to semiconductor device packages and the method of making such packages and more specifically relates to a chip-scale package and method of its manufacture.

5

Semiconductor device packages are well known for housing and protecting semiconductor die and for providing output connections to the die electrodes. Commonly, the semiconductor die are diced from a large parent wafer in which the die diffusions and metallizing are made in conventional wafer processing equipment. Such die may be diodes, field effect transistors, thyristors and the like. The die are fragile and the die surfaces must be protected from external environment. Further, convenient leads must be connected to the die electrodes for connection of the die in electrical circuits.

10

Commonly, such die are singulated from the wafer, as by sawing, and the bottom of the die is mounted on and connected to a portion of a lead frame which has identical sections to receive respective die. The top electrodes of the die are then commonly wire bonded to other portions of the lead frame, and a molded insulation housing is then formed over each lead frame section enclosing the die, and permitting lead portions of the lead frame to penetrate through the molded housing to be available for external connection.

20

15

It is desirable in many applications that packaged semiconductor devices be as small as possible to enable the mounting of many such devices on a support surface, such as a printed circuit board or an IMS (insulation-metal-substrate) support surface. Devices housed in the conventional manner occupy a much larger area than the area of the die which is housed. It would be very desirable to provide a semiconductor package which offers the same purposes of the conventional housing (of protecting the die and providing convenient external connection to the die electrodes), but which will occupy less surface area on a support surface.

25

BRIEF SUMMARY OF THE INVENTION

30

This invention provides a novel semiconductor die package of "chip-scale". That is, the package of the present invention occupies very little more area than the actual area of the die. Thus, the invention reduces the package

1.0

15

20

25

30

35

area (or "footprint") to close to the irreducible area of the die itself. The invention also provides a novel process for forming such chip-scale packages.

In accordance with the present invention semiconductor die are first processed in conventional wafer form. The completed semiconductor wafer is then bonded to a bottom contact wafer which is preferably made of a metal having thermal expansion characteristics similar to those of silicon, and, typically may be of molybdenum or tungsten. In this bonding process, the die bottom will have a bottom electrode of any suitable metal and is preferably overcoated with silver. Similarly, the base contact plate or wafer preferably has a metallized (silver) surface. Thus, the bottom surface of the silicon wafer and top surface of the base contact can be connected by diffusion bonding, soldering, eutectic bonding or the like.

The top contact wafer is similarly of a material having thermal expansion characteristics matched to that of silicon and its bottom surface can be metallized with silver, matching the metallized top surface of the electrode, or electrodes, on the die wafer surface.

The top contact is further processed so that the contact sections for each die location are pre-cut to define separate contact portions when the devices are singulated. The separated cuts are filled in with a suitable plastic such as an epoxy or polyamide. A bottom groove in the top contact is filled with a plastic filler also encloses respective device areas and defines a thinned area.

The top metal wafer and base metal wafer are then bonded to the silicon die wafer in a common bonding or soldering operation, with the top electrode contacts aligning with and contacting the contact areas of the respective die.

The bonded assembly is then saw-cut to singulate each die (in the conventional die streets) with its respective top and base contacts covering the full top and bottom die area. The die junctions are well protected and wire bond or pressure connections can be easily made to the top and bottom contacts.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is an exploded view of the top and bottom contacts and silicon die in wafer form.

Figure 2 is a bottom view of the top contact of Figure 1 to show the pattern of machined cuts in the wafer for use with a MOSgated wafer die having source and gate electrodes on its top surface.

Figure 3 shows the wafers of Figures 1 and 2 brought together for bonding.

10

15

20

25

30

35

WO 00/65647 PCT/US00/10785

- 3 -

Figure 4 is an exploded view of one of the bonded die of Figures 1 and 3 after singulation.

Figure 5 is an exploded view of a die made in accordance with the invention, but having a different top electrode pattern.

Figures 6 and 7 show the die of Figure 5 in its assembled condition.

DETAILED DESCRIPTION OF THE DRAWINGS

Referring first to Figure 1, there is shown one die section taken from an assembly of three wafers 10, 11 and 12. The wafers will have a much larger extent than that shown, and typically can contain hundreds or even thousands of die identical to that detailed in Figure 1.

The die wafer 11 is a silicon wafer which has been conventionally processed to define a power MOSFET which may be that shown in U.S. patent 5,008,725. Thus, each of the die in the wafer 11 will have a bottom aluminum drain electrode 12a, a top source electrode 13 and a gate electrode 14. Each die will be separated from other die in wafer 11 by "streets" which provide a small area for saw cutting the die apart. Other devices could be used such as diode die, thyristor die and the like.

Wafer 10 in Figure 1 is a base contact wafer and is preferably of a metal having expansion characteristics matched to those of silicon and may be molybdenum or tungsten or the like. The top surface of wafer 10 may have a silver metallized surface layer 20. The bottom surface of aluminum contact 12a may also be metallized with silver. Metals other than silver can be used.

Wafer 12 in Figures 1 and 2 is also of an expansion metal such as molybdenum, but has a surface configuration which matches the top electrodes of the die in wafer 11. Thus, the gate contact portions 30 of wafer 12 are fully isolated from the source contact portions 31 (after the die are singulated). As best shown in Figure 2, a series of intersecting grooves 32 are formed in the bottom of wafer 12 and define saw cut regions 33 (Figure 3) for singulating the die. Thrucut slots 34, shown shaded in Figure 2 separate the gate contacts 30 from the source contacts 31 after singulation. Note that thru-cut slots 34 and shallower slots 32 are preferably back-filled with plastic (epoxy or polyamide) as shown in Figure 3.

The bottom surface of wafer 12 will then have gate contact portions and source contact sections aligned with gate pad or electrode 14 and source electrode 13 respectively. These bottom surface portions may also be metallized with silver or the like.

25

30

WO 00/65647 PCT/US00/10785

- 4 -

Figure 3 shows the assembly process of the three wafers 10, 11 and 12 of Figure 1 in which the wafers 11 and 12 are carefully aligned with one another to match up the respective source and gate electrodes. Thereafter, wafers 10, 11 and 12 are simultaneously bonded together as by soldering, diffusion bonding, eutectic bonding or any other desired bonding process.

The bonded wafers are then diced to singulate the die, as by sawing through the centers of grooves 32. In some cases, after sawing, the exposed edges of die 11 may need extra protection by a small insulation coating. Figure 4 shows a singulated die in exploded form.

10 It will be apparent that the present invention is applicable to numerous types of device, including diodes, thyristors and FETs of all varieties. Suitable adjustments will be made in the contact wafers, depending on the shape of the electrodes in the die wafer. Thus, Figure 5 shows a MOSFET die 40 with a different surface pattern in which a gate pad 41 has gate fingers 42 extending therefrom and insulated from a source electrode surface 43, as in U.S. Patent 15 5,130,767. In this case, the upper source expansion contact 50 will have suitable undercuts (not shown) which avoid contact with gate pad 41 and its extending fingers 42. The top expansion contact wafer will then have separated gate portion 51 and source portion 50 which are otherwise the same as those of the embodiment of Figures 1 to 4. Figure 7 shows a protective insulation filter 60 20 surrounding the edge of die 40 and insulating gate electrode 51 from source electrode 50.

> While the upper and lower contact plates are shown as uniformly metallic, it should be noted that any conductive composition can be used either soldered or otherwise adhered to the die surfaces or otherwise deposited thereon.

Although the present invention has been described in relation to particular embodiments thereof, many other variations and modifications and other uses will become apparent to those skilled in the art. It is preferred, therefore, that the present invention not be limited by the specific disclosure herein.

10

WHAT IS CLAIMED IS:

1. The process of manufacturing a semiconductor device package; said process comprising:

the formation of a plurality of adjacently located identical die with identical junction patterns in a single wafer of semiconductor material, said adjacent die having separated by streets in said wafer;

forming a top solderable metal and a bottom solderable metal on each of said die within said wafer;

conductively affixing one surface of each of a first and second metal contact disk over the full upper and full lower surfaces respectively of said wafer and in contact with said top and bottom solderable contacts respectively;

and thereafter slicing vertically through said first and second metal contact disks and said wafer in said streets of said wafer, thereby to separate said plurality of die and their respective top and bottom contacts from one another.

- 2. The process of claim 1 wherein said wafer is formed of monocrystalline silicon and said first and second contacts are formed of a metal having thermal expansion characteristics which are matched to those of silicon.
- 3. The process of claim 1 wherein said first and second contacts are formed of a metal having thermal expansion characteristics similar to that of molybdenum.
- 4. The process of claim 1 wherein said wafer and first and second contacts are separated by a saw cut process.
- 5. The process of claim 3 wherein said wafer and first and second contacts are separated by a saw cut process.
- 6 The process of claim 1 which further includes the application of an insulation filler around the edge of each of said die.
- 7. The process of claim 5 which further included the application of an insulation filler around the edge of each of said die.
- 8. The process of claim 1 wherein said first metal contact has a plurality of short slots therein which extends between two of the trenches around each of said die, whereby, when said die are singulated, the first metal contact of said die is separated into at least two segments by said slot.

- 9. The process of claim 8 wherein said plurality of short slots are filled with an insulation compound.
- 10. The process of claim 2 therein said first metal contact has a plurality of short slots wherein which extends between two of the trenches around each of said die, whereby, when said die are singulated, the first metal contact of said die is separated into at least two segments by said slot.
- 11. The process of claim 3 wherein said first metal contact has a plurality of short slots therein which extends between two of the trenches around each of said die, whereby, when said die are singulated, the first metal contact of said die is separated into at least two segments by said slot.
- 12. The process of claim 6 wherein said first metal contact has a plurality of short slots therein which extends between two of the trenches around each of said die, whereby, when said die are singulated, the first metal contact of said die is separated into at least two segments by said slot.
- 13. A chip scale package comprising, in combination, a thin semiconductor die of generally rectangular area; first and second solderable contact metals on the top and bottom surfaces of said die; first and second contact plates conductively connected in surface to surface contact with said first and second contact metals respectively; said first and second contact plates having the same exterior outline as said semiconductor die.
- 14. The package of claim 1, which further includes an insulation coating formed on the edge of and around the periphery of said die.

- 15. The package of claim 13 which further includes a slot in said top contact plate to divide said top contact plate into first and second insulated top electrodes.
- 16. The device of claim 15 wherein said slot is filled with insulation material.
- 17. The package of claim 14 which further includes a slot in said top contact plate to divide said top contact plate into first and second insulated top electrodes.







FIG. 4







INTERNATIONAL SEARCH REPORT

International application No. PCT/US00/10785

4 OT 4	COTTO								
A. CLASSIFICATION OF SUBJECT MATTER									
IPC(7) :H01L 21/76, 21/60, 21/44, 23/02									
US CL: Please See Extra Sheet. According to International Patent Classification (IPC) or to both national classification and IPC									
B. FIELDS SEARCHED									
	Minimum documentation searched (classification system followed by classification symbols)								
U.S. :	U.S.: 257/620-628, 678, 723, 730, 686, 685, 700, 701, 758; 438/113, 114, 33, 68, 458, 460								
Documentar	tion searched other than minimum documentation to th	e extent that such documents are included	in the fields searched						
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched NONE									
Electronic o	data base consulted during the international search (na	ime of data base and where practicable	cearch terms used)						
	APS EAST	and or the base and, where practicable,	scarch terms used)						
00.101									
C. DOCUMENTS CONSIDERED TO BE RELEVANT									
Category*	Citation of document, with indication, where ap	propriate, of the relevant passages	Relevant to claim No.						
Y	US 4,962,062 A (UCHIYAMA (et al.) 09 October 1990	13-17						
A	(09.10.1990), figures 1(A)-1(D).		4 4 4						
Λ			1-12						
Y,P	US 6,087,719 A (TSUNASHIMA) figures 1, 4K, 5G, 6.	11 July 2000 (11.07.2000),	13-17						
A,P	iiguics 1, 4K, 50, 0.		1 10						
Λ,1			1-12						
	·								
Furth	ner documents are listed in the continuation of Box C	See patent family annex.							
•	ecial categories of cited documents:	"T" later document published after the inte date and not in conflict with the applica	rnational filing date or priority						
	cument defining the general state of the art which is not considered be of particular relevance	principle or theory underlying the invi	ention						
"E" ear	rlier document published on or after the international filing date	"X" document of particular relevance; the	e claimed invention cannot be						
"L" dox	cument which may throw doubts on priority claim(s) or which is	considered novel or cannot be consider when the document is taken alone	red to involve an inventive step						
	ed to establish the publication date of another citation or other ectal reason (as specified)	"Y" document of particular relevance; the	e claimed invention cannot be						
•	cument referring to an oral disclosure, use, exhibition or other	considered to involve an inventive combined with one or more other such	step when the document is						
	ans	being obvious to a person skilled in the	ne art						
	cument published prior to the international filing date but later than priority date claimed	"&" document member of the same patent	family						
Date of the	actual completion of the international search	Date of mailing of the international search report							
27 JULY	2000	15 AUG 2000							
Name and n	nailing address of the ISA/US	Authorized officer							
Commission Box PCT	ner of Patents and Trademarks								
Washington	, D.C. 20231	ALEXANDER WILLIAMS Telephone No. (703) 308-4863							
Facsimile No. (703) 305-3230		Telephone No. (703) 308-4863							

INTERNATIONAL SEARCH REPORT

International application No. PCT/US00/10785

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)						
This international report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:						
1. Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:						
2. Claims Nos.: because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:						
3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).						
Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)						
This International Searching Authority found multiple inventions in this international application, as follows:						
Please See Extra Sheet.						
1. X As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.						
2. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.						
3. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:						
4. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:						
Remark on Protest The additional search fees were accompanied by the applicant's protest. X No protest accompanied the payment of additional search fees.						

INTERNATIONAL SEARCH REPORT

International application No. PCT/US00/10785

A. CLASSIFICATION OF SUBJECT MATTER: US CL $\,:\,$

257/620-628, 678, 723, 730, 686, 685, 700, 701, 758; 438/113, 114, 33, 68, 458, 460

BOX II. OBSERVATIONS WHERE UNITY OF INVENTION WAS LACKING This ISA found multiple inventions as follows:

This application contains the following inventions or groups of inventions which are not so linked as to form a single inventive concept under PCT Rule 13.1. In order for all inventions to be searched, the appropriate additional search fees must be paid.

Group I, claim(s) 1-12, drawn to a chip scale package. Group II, claim(s) 13-17, drawn to process of making a chip scale package.

The inventions listed as Groups II do not relate to a single inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2, they lack the same or corresponding special technical features for the following reasons: instead of the wafer contacts being separated by a saw cut process, it can be performed by a mechnical means of cutting.