(12) UK Patent Application (19) GB (11) 2 381 379 (13) A

(43) Date of A Publication 30.04.2003

(21) Application No 0214019.2

(22) Date of Filing 18.06.2002

(30) Priority Data

(31) 09950387

(32) 10.09.2001

(33) US

(71) Applicant(s)

Agere Systems Guardian Corporation (Incorporated in USA - Delaware) Suite 105, 14645 NW 77 Avenue, Miami Lakes, Florida 33014, United States of America

(72) Inventor(s)

Paul Arthur Layman John Russell McMacken

(74) Agent and/or Address for Service

Page White & Farrer 54 Doughty Street, LONDON, WC1N 2LS, United Kingdom (51) INT CL⁷
H01L 27/146

(52) UK CL (Edition V)

H1K KECD KRG KRM K1EB K4C23 K5E2

(56) Documents Cited

FR 002718570 A US 5517029 A US 5726500 A US 5185292 A

US 4686373 A

(58) Field of Search

UK CL (Edition V) H1K

INT CL7 H01L

Other: EPODOC, WPI, JAPIO

(54) Abstract Title

High density inter-die interconnect structure

(57) An interconnect architecture for connecting independently operable closely-spaced electrical elements on a first integrated circuit structure 370 with operative circuits on a second integrated circuit structure 374. In one embodiment, the electrical elements form an array of photo sensors having a pitch of the order of microns, suitable for a CMOS image sensor. Different optimal processing techniques can be used to fabricate the image sensor structure and signal processing circuitry. Conductive interconnect elements 372 on the first integrated circuit provide electrical connection between individual photo sensors and the operative circuitry on the second integrated circuit. The interconnects may be conductive bumps formed using lithographic techniques.




FIG. 4

GB 2381379

At least one drawing originally filed was informal and the print reproduced here is taken from a later filed formal copy.




FIG. 1 (PRIOR ART)





FIG. 2 (PRIOR ART)






FIG. 4




FIG. 5

HIGH-DENSITY INTER-DIE INTERCONNECT STRUCTURE

5

FIELD OF THE INVENTION

The present invention is directed to an interconnect structure for semiconductor die and, more specifically, the invention relates to an interconnect structure for die where the circuits on at least one die are separately and independently operable and closely spaced.

10

BACKGROUND OF THE INVENTION

Various types of imagers or image sensors are in use today, including charge-coupled device (CCD) image sensors and complementary metal-oxide semiconductor (CMOS) image sensors. These semiconductor-based image sensors are widely used in many image input devices because they can be mass produced using advanced fine-patterning lithographic techniques. Applications include digital cameras, computer peripherals for document capture, visual communications, and facsimile machines.

20

15

A CCD image sensor utilizes an array of photo sensors to form charge packets proportional to the received light intensity. These photo sensors are typically photo transistors or photo diodes located on the image sensor surface. Each charge packet constitutes a pixel of the composite image. The image data is read out from the CCD array by shifting these analog charge packets from the CCD array interior to the periphery in a pixel-by-pixel manner. To begin the readout process, the charges on the first row are transferred to a readout register and from there the signals are input to an amplifier and in most applications to an analog-to-digital converter. Once a row has been read, its charges on the readout register row are deleted. The next row then enters the readout register and all the rows above move down one row. In this way, each row is read, one row at a time. Because all the pixels in a row of pixels are read simultaneously, the pixels of the CCD array are not individually addressable.

30

25

Due to voltage, capacitance and process constraints, CCD arrays are not well suited to integration at the high levels of integration possible in CMOS integrated circuits. Hence, any supplemental signal processing circuitry required for the CCD

image sensors (e.g., memory for storing information related to the sensor) is generally provided on one or more separate chips. As a result, the system cost and size are increased. It is also known that CCD image sensors require a large power consumption and higher operating voltages, as compared with conventional CMOS signal processing circuitry.

CMOS image sensors typically utilize an array of active pixel image sensors and a row or register of amplifiers to sample and hold the output of a given row of pixel image sensors. The principle of a CMOS pixel's operation is based on the modulation of a reverse biased pn junction capacitance (of a diode, for example) due to impinging light. Photons absorbed in the depletion region of the reverse biased junction generate electron-hole pairs that discharge the reverse biased capacitance. Larger junctions collect more photons and are more sensitive to light, but larger junctions also reduce the resolution of a sensor because fewer pixels can be placed on the available surface area.

15

20

25

30

10

5

CMOS image sensors have several advantages over CCD image sensors. CMOS image sensors are formed with the same CMOS process technology used for the associated circuitry required to operate the CMOS image sensor and therefore the sensors and support circuitry are easily integratable into a single chip. Single chip integration eases miniaturization, lowers manufacturing costs, and boosts reliability. Using CMOS image sensors, it is possible to create a monolithic integrated circuit providing not only the sensor but also control logic and timing, image processing, and signal-processing circuitry. Thus the CMOS image sensors can be manufactured at lower cost, relative to CCD image sensors, using conventional CMOS integrated circuit fabrication processes. Also, the CMOS image sensors operate at a lower operating voltage and consume less power, allowing the system into which the sensors are incorporated to operate longer on batteries, which is a major advantage for hand-held imaging products. Finally, each CMOS image sensor is accessible over a grid of x-y lines, instead of using the shift register process of charged coupled devices. The column and row addressability of the CMOS image sensor, which is similar to the conventional RAM readout process, allows windowing of the image. CMOS image sensors require only a single power supply to drive both the image sensor and the associated circuitry. By contrast, CCD image sensors typically require three different input voltages. Also, CCD image sensors lack a consistent dark level voltage due to fabrication processing imperfections. CMOS image sensors are also known to exhibit inconsistent dark levels, but the associated CMOS signal processing circuitry can track the dark level for each CMOS image sensor and provide a compensation factor during the signal processing function so that a uniform dark level is achievable across the CMOS image sensor array.

However, CMOS image sensors are not without disadvantages. The use of state-of-the-art CMOS integrated circuit fabrication techniques for the associated signal processing circuitry, and the CMOS image sensor would compromise the construction of the CMOS photo sensors, thereby reducing the image signal quality. For example, typical substrate and source/drain doping levels (or retrograde doped tubs where the doping level at the surface is lower than the doping level below the surface) conventionally used in CMOS processes are higher than the doping levels that provide optimal image sensor quality. Reducing the doping levels to achieve better sensor sensitivity, dynamic range, or color balance, would significantly degrade the performance of the CMOS processing circuitry. Therefore, higher levels of component integration (i.e., image sensors and operative signal processing circuitry on the same chip) are therefore not practical.

Further, in those situations where the CMOS image sensor and its signal processing circuitry are co-located on the same integrated circuit, the associated circuits consume a portion of the available pixel area, resulting in a larger overall chip area and reducing the image fill factor (the ratio of the active pixel area to the total pixel area). The efficiency, resolution and sensitivity of the CMOS image sensor array is in turn disadvantageously reduced. Also, certain CMOS material layers (e.g., salicide layers) may be partially or completely opaque, reducing the image sensor sensitivity. In an effort to overcome the disadvantages created when using state-of-the-art CMOS process technology in conjunction with CMOS image sensors, certain modified CMOS processes have been created that remove processing steps or alter device physical characteristics to improve the image sensor signal quality. Although removal of these process steps improves image sensor signal quality, the CMOS technology is generally compromised. In summary, it can be said that state-of-the-art

CMOS image sensor processing technology lags by several generations the current state of the CMOS processing art.

SUMMARY OF THE INVENTION

5

10

15

20

25

To overcome the disadvantages discussed above relative to the use of CMOS image sensors and associated CMOS operative circuitry, the present invention provides an interconnect system between a first integrated circuit structure having a plurality of image sensors fabricated therein and a second CMOS (or other integrated circuit type, for example, BiCMOS) integrated circuit structure having signal processing circuitry operative in conjunction with the image sensors. With the separation of the image sensor structure and the operative signal processing circuitry, the image sensor structure can be fabricated with processing techniques that are specifically optimized for the image sensors, and the signal processing circuitry can also be fabricated with uniquely optimal fabrication techniques and device characteristics. The interconnect system comprises electroless nickel plated bumps, solder bumps or other well-known die interconnect structures, especially fine pitch interconnect structures. The bumps are provided on the image sensor structure for interconnecting each image sensor or pixel element with its associated signal processing circuitry located on a separate structure. Mating die interconnect structures are also included on the signal processing circuitry for connection to each of the pixel elements of the image sensor structure. After fabrication of the two individual structures, the image sensor structure is bonded to the signal processing structure by way of the mating die interconnect structures. According to the teachings of the present invention, the use of separate image sensor and signal processing structures allows the functional characteristics and processing methodology of each structure to be optimized by use of the most favorable fabrication processing steps and device characteristics.

BRIEF DESCRIPTION OF THE DRAWINGS

30

The present invention can be more easily understood and the further advantageous and uses thereof more readily apparent, when considered in view of the description of the preferred embodiments and the following figures in which:

Figure 1 illustrates a typical CMOS image sensor array;

Figure 2 illustrates a prior art CMOS image sensor circuit;

Figure 3 is a time line showing the operational phases of the CMOS image sensor circuit of Figure 2;

Figure 4 is a cross-sectional view of first and second integrated circuit structures interconnected according to the teachings of the present invention; and

Figure 5 illustrates doping regions for the CMOS image sensor circuit.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

5

10

15

20

25

30

The processing steps and hardware components of the present invention have been represented by conventional processes and elements in the drawings, showing only those specific details that are pertinent to the present invention so as not to obscure the disclosure with details that will be readily apparent to those skilled in the art having the benefit of the description herein. Exemplary device layers are not shown to scale. Like reference characters represent like structures elements throughout.

Bulk semiconductor materials can be used as photo conductors (also referred to as photo sensors or image sensors) based on the change in the semiconductor resistance as a function of the wavelength and intensity of the impinging light waves. Electrons in bound states in the valence band (for intrinsic semiconductor material) or in doping-determined energy levels within the forbidden band gap (for extrinsic semiconductor materials) absorb energy from the incident light photons and are excited into free states in the conduction band. The electrons remain in the excited state for a characteristic lifetime. The conduction of electrical current takes place as a result of movement of the electrons in the conduction band or movement of the positive holes formed in the valence band. The resistance of the semiconductor material is thus inversely proportional to the illumination and this resistance change is translated into a change in the current that flows through the device output circuit.

In lieu of simple semiconductor bulk photo sensors, photo sensor junction devices can be used to improve the speed of response and the sensitivity of the detector to optical radiation. Such two-terminal devices designed to respond to photon absorption are referred to as photodiodes. In a conventional reverse-biased

diode, carriers generated within the depletion region drift away from the depletion region due to the electric field; electrons are therefore collected in the n region and holes in the p region. These carriers form the reverse current. Also, minority carriers generated thermally within a diffusion length of the edge of the transition region diffuse to the depletion region and are swept to the other side by the electric field. If the junction is also uniformly illuminated by photons having an energy greater than the semiconductor material band gap, then these electron-hole pairs also participate in the reverse current. This is the basic principle by which a reverse-biased diode detects light. Although electron-hole pairs are also generated outside the depletion region, they do not result in current flow.

5

10

15

20

25

30

Generally, a CMOS image sensor, to which the teachings of the present invention can be applied, is an integrated circuit that measures incident light by detecting a voltage change produced by a photo sensor. Specifically, a photo sensor is charged to a pre-determined voltage and then integrates the incident light, the result of which is a higher voltage across the device. The voltage value of the photo sensor is then read out by a readout circuit, wherein this voltage value is representative of the incident light.

Figure 1 illustrates a block diagram of a conventional CMOS image sensor array 100. Each element in the array (such as array elements 161, 162 and 163) is an individual CMOS image sensor circuit, the details of which will be discussed below in conjunction with Figure 2. The individual CMOS image sensor circuits are also referred to as pixel circuits or pixel elements.

The CMOS image sensor array 100 is controlled by a row decoder 110 and a column decoder 120, which are individually activated to select a specific CMOS image sensor circuit for activation. The output of the activated CMOS image sensor circuit is carried down a column output line 164 to a sense and hold circuit 130. The sense and hold circuit 130 senses the voltage value of the activated CMOS image sensor circuit. Finally, the sensed voltage value is converted to a digital value by an analog to digital converter 140. The output signal from the analog to digital converter 140 is a digital signal representative of the light intensity.

A CMOS image sensor array, such as the array 100, is similar to a dynamic random access memory array except that instead of individual memory cells that are

set and later read out, a CMOS image sensor array has individual CMOS image sensor circuits that are set to an initial voltage value and then sensed after exposure to incident light. Furthermore a CMOS image sensor array differs from a dynamic random access array in that analog values are stored within each CMOS image sensor and then quantitized by conversion in the analog to digital converter 140.

5

10

15

20

25

30

Figure 2 illustrates an exemplary CMOS image sense circuit 161, comprising a reset transistor 230, a photo sensor 220, a source follower transistor 240 and a row select transistor 250. Also illustrated in Figure 2 is an exemplary output circuit for processing the output signal of the CMOS image sense circuit 161. In particular, the output circuit comprises a current source transistor 280 and a sensor circuit 290.

The CMOS image sense circuit 161 operates in three different phases: reset, integration and readout. The operational phases of the CMOS image sense circuit 161 are described below with reference to Figure 3, which displays the gate voltage of the source follower transistor 240 during operation of the CMOS image sense circuit 161.

Initially, during a reset phase 310 (see Figure 3) the photo sensor 220 is charged, i.e., reverse biased, by the voltage source V_{DD} , to a reset voltage level via the reset transistor 230. The actual voltage at the cathode terminal of the photo sensor 220 is V_{DD} - V_{TN} , where V_{TN} is the voltage drop across the reset transistor 230. This charge voltage level is referred to as the "reference black" voltage level (V_{RB}).

Next, during an integration phase 330 (Figure 3) the photo sensor 220 is exposed to incident light that is to be measured. As discussed above, photons striking the depletion region of the photo sensor 220, cause an increase in the reverse current flowing to the gate terminal of the source follower 240. The voltage of the remaining charge on the photo sensor 220 is proportional to the number of photons that strike the photo sensor 220. Thus, during the integration phase 330, the voltage on the gate of the source follower 240 drops. A white reference level is reached as the cathode terminal of the photo sensor 220 approaches the negative power supply voltage, in this case ground. A black level occurs when no photons are integrated, such that the photo sensor voltage essentially remains at the original reference black voltage level of $V_{RB} = V_{DD} - V_{TN}$.

Finally, during a readout phase 350 (see Figure 3) the row select transistor 250 is activated such that the gate voltage of the source follower transistor 240 is measured by the sensor circuit 290. In one embodiment, measurement of the photo sensor voltage is performed using a correlated double sampling circuit. First, the integrated photo sensor voltage signal is sampled. Then the CMOS image sensor circuit 161 is reset and the reset voltage is sampled to obtain the reference black value. The desired signal representing the incident light is the difference between the integrated photo sensor voltage and the photo sensor reset voltage.

According to the teachings of the present invention, it is advantageous to separate the photo sensor 220 from the related circuitry such as the transistors illustrated in Figure 2 and the sensor circuit 290. In this way, the fabrication processes required to optimize the characteristics of the photo sensor 220 can be employed during the fabrication of the photo sensor array. Similarly, the fabrication processes required to optimize the functionality of the related circuitry can be employed as the circuitry is fabricated. The two structures are then interconnected as taught by the present invention.

Flip chip interconnect technology employs the use of bead-like terminals formed on one surface of a chip or monolithic semiconductor device to bond the flip chip to another electronic device, such as a circuit board. The bead-like terminals, also referred to as bumps, serve both to mechanically secure the flip chip to the circuit board and electrically interconnect the flip chip circuitry to the circuit board conductor pattern.

Turning to Figure 4 there is shown a cross-section of a CMOS image sensor array 370 having a plurality of bumps or terminals 372 bonded to a surface 390 of the CMOS image sensor array 370. The bumps 372 interconnect circuitry on the CMOS image sensor array 370 to signal processing circuits of an integrated circuit 374. In one embodiment, the integrated circuit 374 includes circuitry employing CMOS technology. Incident light is received by the CMOS image sensor array 370 at a surface 380 thereof. In one embodiment, the CMOS image sensor array includes the photo sensor diode 220 illustrated in Figure 2, the location of which is shown generally by reference character 382. The remaining Figure 2 components (and other circuit elements as needed) are fabricated into the integrated circuit 374.

Optical filters can be placed adjacent the incident surface of the CMOS image sensor array 370 (that is, the surface 380) to filter out specific wavelengths of light as determined by the characteristics of the filter. For example, a first plurality of photo sensors 220 in the CMOS image sensor array 370 can be made responsive to only red light by placement of a filter blocking other spectral colors on the surface 380. In a similar manner, other photo sensors 220 can be made to respond only to blue or green light by appropriate spectral filtering. Signals derived from the respective photo sensors representing the red, green and blue light intensities can be combined within the circuitry of the substrate 374 for producing a color signal.

In one embodiment, the pitch of the pixels of the CMOS image sensor array 370 is on the order of microns, and therefore to individually access each image sensor, the pitch of the connections, if configured to provide individual pixel access, must have the same pitch. In another embodiment of the present invention, adjacent or grouped pixels may be fabricated with different properties, for example each pixel in a group of n pixels may have an optimal frequency response to a selected wavelength. In such an embodiment it may not be necessary to access individual pixels, but instead, the group of n pixels can be accessed by a single interconnect bump. In yet another embodiment, the teachings of the present invention can be applied to a plurality of image sensors arranged in a line, rather than the two dimensional array illustrated in Figure 1.

The array of bumps 372 can be formed using several different techniques, all presenting trade-offs between bump pitch, cost and fabrication simplicity. In one embodiment the bumps can be formed by a silk screening process or by the selective removal of a conductive material, typically using lithographic techniques. Familiar silk screening processes can also be used to form the bump array.

The bumps can also be selectively formed by electroplating or electrolessly over previously exposed metal or conductive regions in a semiconductor substrate. A mask, which is a transparent silica plate bearing the bump pattern, is used to expose the regions where the bumps are to be formed. The blank mask is coated with an ultraviolet light absorbing layer, such as iron oxide, making the entire mask opaque to ultraviolet light. A thin layer of electron beam sensitive resist material is placed on the plate and selective portions are exposed to an electron beam; the exposed portions

undergo a chemical change. After exposure, the exposed portions of the resist are removed by developing in a chemical solution. The iron oxide material is then selectively etched from the mask in those regions where the exposed resist has been removed

To prepare the integrated circuit, the surface 390 of the image sensor 370 is covered with an ultraviolet light-sensitive organic material, referred to as photoresist. The mask is then placed in contact with the photoresist-covered wafer and the assembly is exposed to ultraviolet light. The ultraviolet light shines through those portions of the mask devoid of iron oxide and acidifies the exposed photoresist. The image sensor array 370 is developed in a basic solution of sodium-hydroxide, causing the exposed photoresist to etch away. In this way, the pattern on the mask has been transferred to the surface 390. The remaining photoresist is cured through a heat process.

The bumps 372 are then formed in the patterned surface 390 by electroplating or electrodepositing a conductive material into the exposed areas. In the conventional electrodeposition technique, a quantity of metal (e.g., nickel) is accurately electrodeposited at the mask opening points. If solder is used as the material for the bumps, the solder is placed in the openings and heated above its melting temperature to form solder bumps. The final shape of the bumps is dependent on the techniques used to form them and the material of which they are composed. Solder bumps are characteristically hemispherical. Bumps deposited by electroplating or electrolessly are likely to have a rectangular cross section. After the bumps 372 are formed, the mask is removed and a corrosion inhibitor applied to the entire surface 390, including the bumps 372. For example, solder bumps are coated with gold to inhibit corrosion.

The type of bumps formed on the surface 390 also determine the technique employed to attach the bumps 372 to the substrate 374. When the bumps are formed of solder, a solder reflow attachment process is employed to electrically interconnect and securely bond the individual solder bumps 372 to the conductive pattern on the substrate 374. The re-flow process involves first registering the solder bumps 372 with their respective mating conductive areas on the substrate 374 and re-heating or re-flowing the solder so as to metallurgically bond and thereby electrically interconnect the solder bumps 372 with the corresponding conductors of the substrate

374. If the bump material is nickel, electrolessly or electrodeposited, a conductive adhesive, applied by a screen printing process, can be used to attach the two surfaces. An anisotropic adhesive (i.e., conductive in substantially one direction) can also be used. The adhesive is applied over the entire surface, but conducts only in the regions where a crushing force has been applied, as for instance, when the bump and its mating surface are brought into physical contact.

It may be necessary to polish down and etch back the surface 380 so that incident light can pass therethrough and reach the doped semiconductor regions forming the photo sensors 220. If the CMOS image sensor array 370 is fabricated using a silicon substrate material, then the CMOS image sensor array 370 responds to those frequencies to which silicon is transparent, i.e., wavelengths in the infrared segment of the spectrum. As is known to those skilled in the art, the band gap of the semiconductor material in which the photo sensors 220 are formed determines the wavelengths to which the semiconductor photo sensor 220 responds, and thus the frequency sensitivity of the CMOS image sensor array 370.

According to the teachings of the present invention, the interconnect structure illustrated in Figure 4 accommodates individual access and control over each pixel element or photo sensor 220. As a result, optical special effects can be implemented in the photo sensor array 370. Also, anomalies in the fabrication process may create variations among the various photo sensors 220. In particular, slight variations in doping level can affect the output photo sensor voltage for identical incident light energy. After fabrication, the individual photo sensors can be calibrated with known incident light and thereafter the signal processing circuitry associated with each pixel can be designed to compensate for variations in output voltage for identical input incident light.

Figure 5 illustrates three exemplary spaced-apart doped regions representative of the photo sensor 220. In particular, the pn junctions comprise p-type substrate material 400 having spaced-apart n+ regions 402 and n- regions 404 formed therein along a surface 403. Use of the n- region affords a larger depletion region for the collection of incident photons. The same structure can be fabricated with an n-type substrate and p-type doped regions formed therein.

In addition to the CMOS image sensors as discussed above, the photo sensors of the present invention can also be implemented as Schottky-barrier diodes, metal-semiconductor-metal photodiodes, p-i-n diodes, avalanche photodiodes, and heterojunction phototransistors. Also, field-effect and bipolar junction devices can also be employed as the image sensors.

While the invention has been described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes may be made and equivalent elements may be substituted for the elements thereof without departing from the scope of the invention. The scope of the present invention further includes any combination of the elements from the various embodiments set forth herein. In addition, modifications may be made to adapt a particular situation to the teachings of the invention without departing from. In particular, the invention may be practiced in a variety of ways in a variety of circuit structures including structures formed with III-IV compounds and other semiconductor materials. Therefore, it is intended that the invention not be limited to the particular embodiments disclosed, but that the invention will include all other constructions, not expressly identified herein, which fall within the scope of the appended claims.

WHAT IS CLAIMED IS:

5

10

15

20

25

30

1. An integrated circuit device comprising:

a first integrated circuit comprising a plurality of discretely operable electrical elements and a plurality of conductive interconnect elements in electrical communication with one or more of said plurality of discretely operable electrical elements; and

a second integrated circuit comprising operative circuitry and a plurality of connection pads formed on a surface thereof and in electrical communication with said plurality of conductive interconnect elements.

- 2. The integrated circuit device of claim 1 wherein the number of discretely operable electrical elements is equal to the number of interconnect elements.
- 3. The integrated circuit device of claim 1 wherein the pitch of the plurality of interconnect elements is equal to the pitch of the plurality of connection pads.
- 4. The integrated circuit device of claim 1 wherein the operative circuitry of the second integrated circuit operates in conjunction with the plurality of electrical elements of the first integrated circuit.
- 5. The integrated circuit device of claim 1 wherein the plurality of interconnect elements is equal to the plurality of discretely operable electrical elements.
- 6. The integrated circuit device of claim 1 wherein the plurality of interconnect elements comprise a plurality of conductive bumps.
- 7. The integrated circuit device of claim 6 wherein the plurality of conductive bumps are formed by forming a conductive layer over the plurality of electrical elements and selectively removing regions of the conductive layer such that the remaining regions form the conductive bumps.
- 8. The integrated circuit of claim 7 wherein the selective removal of regions of the conductive layer is controlled by a lithographic process using a mask to identify the regions to be removed.
- 9. The integrated circuit of claim 1 wherein each one of the plurality of discretely operable electrical elements comprises operative circuitry and a conductive

pad in electrical communication with said operative circuitry, and wherein each one of said plurality of conductive pads is further in electrical communication with one of the plurality of interconnect elements, and wherein each one of said plurality of conductive pads is exposed through a lithographic process operative on the surface of the first integrated circuit to provide for the formation of the plurality of interconnect elements in electrical communication therewith.

- 10. The integrated circuit of claim 1 wherein each one of the plurality of conductive interconnect elements is affixed to one of the plurality of connection pads by the use of a conductive adhesive.
- 11. The integrated circuit device of claim 1 wherein the plurality of electrical elements are arranged in an array.
- 12. The integrated circuit device of claim 1 wherein the plurality of electrical elements are arranged in a linear pattern.
- 13. The integrated circuit device of claim 1 wherein the area devoted to the plurality of electrical elements on the first integrated circuit is maximized.
 - 14. An integrated circuit device comprising:

5

10

15

20

25

30

a first integrated circuit including a plurality of discretely operable photo sensors, wherein an operational parameter of each of the plurality of photo sensors is related to the light incident on said first integrated circuit, and wherein said first integrated circuit further comprises a plurality of conductive interconnect elements each one in electrical communication with one or more of said plurality of photo sensors; and

a second integrated circuit having a plurality of connection pads formed on a surface thereof and in electrical communication with said plurality of conductive interconnect elements.

- 15. The integrated circuit device of claim 14 wherein the second integrated circuit comprises operative circuitry for determining the operational parameter of a photo sensor related to the incident light.
- 16. The integrated circuit device of claim 14 wherein the surface of the first integrated circuit exposed to the incident light is processed so as to maximize the light received by the plurality of photo sensors.

17. The integrated circuit device of claim 14 wherein the first integrated circuit comprises a semiconductor substrate of a first conductivity type and a plurality of spaced apart doped semiconductor regions of a second conductivity type formed in a surface of the semiconductor substrate, and wherein a reverse bias potential is applied to the semiconductor substrate and the doped regions so as to create a depletion region therebetween.

5

10

15

20

25

- 18. The integrated circuit device of claim 14 wherein the first integrated circuit comprises an image sensor array, and wherein the fill factor of the image sensor array is maximized.
- 17. The integrated circuit device of claim 14 wherein the plurality of conductive interconnect elements is equal in number to the plurality of photo sensors.
- 18. The integrated circuit device of claim 14 wherein each one of the plurality of conductive interconnect elements comprises a conductive surface extending above a surface of the first integrated circuit.
- 19. The integrated circuit device of claim 18 wherein the conducting surface extending above the surface of the first integrated circuit comprises a conductive bump.
- 20. The integrated circuit of claim 19 wherein the conductive bumps are formed by forming a conductive layer over the plurality of electrical elements and selectively removing regions of the conductive layer such that the remaining regions form the conductive bumps.
- 21. The integrated circuit of claim 20 wherein the selective removal of regions of the conductive layer is controlled by a lithographic process using a mask to identify the regions to be removed.
- 22. The integrated circuit of claim 14 wherein each one of the plurality of discretely operable photo sensors comprises operative circuitry and a conductive pad in electrical communication with said operative circuitry, and wherein each one of said plurality of conductive pads is further in electrical communication with one of the plurality of interconnect elements, and wherein each one of said plurality of conductive pads is exposed through a lithographic process operative on the surface of the first integrated circuit to provide for the formation of the plurality of interconnect elements in electrical communication therewith.

- 23. The integrated circuit of claim 14 wherein each one of the plurality of conductive interconnect elements is affixed to one of the plurality of connection pads using a conductive adhesive.
- 24. The integrated circuit device of claim 14 wherein the plurality of photo sensors are arranged in an array.

5

10

15

20

25

30

- 25. The integrated circuit device of claim 14 wherein the plurality of photo sensors are arranged in a linear pattern.
 - 26. A method for fabricating an integrated circuit device comprising:

fabricating a first integrated circuit including a plurality of discretely operable electrical elements;

fabricating a plurality of conductive interconnect elements in electrical communication with one or more of said plurality of discretely operable electrical elements;

fabricating a second integrated circuit having a plurality of connection pads formed on a surface thereof; and

positioning each one of the plurality of conductive interconnect elements in electrical communication with one of the plurality of connection pads.

- 27. The method of claim 26 wherein the step of fabricating the plurality of conductive interconnect elements comprises forming a conductive layer over the plurality of electrical elements and selectively removing regions of the conductive layer such that the remaining regions form the conductive interconnect elements.
- 28. The method of claim 27 wherein the step of selectively removing further comprises applying a lithographic mask to the surface of the conductive layer and removing regions of the conductive layer as controlled by the lithographic mask.
- 29. The method of claim 26 wherein each one of the plurality of electrical elements comprises operative circuitry and a conductive pad in electrical communication with said operative circuitry, and wherein each one of said plurality of conductive pads is further in electrical communication with one of the plurality of interconnect elements, and wherein the method further comprises exposing each one of said plurality of conductive pads using a lithographic mask applied to the operative surface of the first integrated circuit and forming the plurality of interconnect elements in electrical communication therewith through the mask.

- 30. The method of claim 26 wherein the step of positioning further comprises affixing each one of the plurality of conductive interconnect elements to one of the plurality of connection pads using a conductive adhesive.
- 31. The method of claim 26 wherein one of each of the plurality of discretely operable electrical elements comprises a photo sensor.

5

32. The method of claim 26 wherein the plurality of photo sensors are fabricated by the step of doping a substrate of a first conductivity type with a dopant of a second conductivity type.







Application No:

GB 0214019.2

Claims searched: 1 to 32 Examiner:

Anna Brandon

Date of search:

19 February 2003

Patents Act 1977: Search Report under Section 17

Documents considered to be relevant:

Category	Relevant to claims	Identity of document and passage or figure of particular relevance		
X	1-32	US5517029	(MARTIN MARIETTA) fig 3, col 2 lines 57-67, col 5 lines 9-19	
X	1-32	US5185292	(HARRIS) fig 1, col 1 lines	
X	1-32	FR2718570	(THOMSON CSF) figs 1, 3, p3 lines 30-32	
X	1-32	US5726500	(THOMSON CSF) prior art section, fig 2, col 4 lines 11-35	
X	1-32	US4686373	(TEXAS INSTRUMENTS) figs 1, 4, col 4 lines 25-47, col 7 lines 35-49	

Categories:

	ı	Document indicating lack of novelty or inventive step		Document indicating technological background and/or state of the art.
	Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
ı	0.	Manual Cut		

Member of the same patent family

E Patent document published on or after, but with priority date earlier than, the filing date of this application.

Field of Search:

Search of GB, EP, WO & US patent documents classified in the following areas of the UKCV:

HIK

Worldwide search of patent documents classified in the following areas of the IPC7:

H01L

The following online and other databases have been used in the preparation of this search report:

EPODOC, WPI, JAPIO