Title: SPLIT GATE NON-VOLATILE FLASH MEMORY CELL HAVING METAL-ENHANCED GATES AND METHOD OF MAKING SAME

Abstract: A non-volatile memory cell including a substrate having first and second regions with a channel region therebetween. A floating gate is disposed over and insulated from a first portion of the channel region which is adjacent the first region. A select gate is disposed over and insulated from a second portion of the channel region which is adjacent the second region. The select gate includes a block of polysilicon material and a work function metal material layer extending along bottom and side surfaces of the polysilicon material block. The select gate is insulated from the second portion of the channel region by a silicon dioxide layer and a high K insulating material layer. A control gate is disposed over and insulated from the floating gate, and an erase gate is disposed over and insulated from the first region, and disposed laterally adjacent to and insulated from the floating gate.

FIG. 1 L
SPLIT GATE NON-VOLATILE FLASH MEMORY CELL HAVING METAL-ENHANCED GATES AND METHOD OF MAKING SAME

TECHNICAL FIELD

[0001] The present invention relates to a non-volatile flash memory cell which has a select gate, a floating gate, a control gate, and an erase gate.

BACKGROUND OF THE INVENTION

[0002] Split gate non-volatile flash memory cells having a select gate, a floating gate, a control gate and an erase gate are well known in the art. See for example U.S. patents 6,747,310 and 7,868,375. An erase gate having an overhang over the floating gate is also well known in the art. See for example, U.S. patent 5,242,848. All three of these patents are incorporated herein by reference in their entirety.

[0003] Silicon dioxide has been used as a gate dielectric for select gate, also called WL (word-line), of split gate non-volatile flash memory. As flash memory cells have reduced in size, the thickness of the silicon dioxide has become thinner to increase the gate capacitance for higher current drive. However, as the select gate oxide is reduced to below 2 nm, the oxide leakage current increases significantly. As discussed below, replacing silicon dioxide with gate first, or replacement metal gate (HKMG - High-K Metal Gate) can alleviate the leakage and at the same time enhance the select gate current drive for cell read current.

[0004] Accordingly, it is one of the objectives of the present invention to improve the performance of memory cells as they continue to shrink in size.

SUMMARY OF THE INVENTION

[0005] A non-volatile memory cell comprises a substrate of a first conductivity type, having a first region of a second conductivity type, a second region of the second conductivity type spaced apart from the first region, forming a channel region therebetween, a floating gate disposed over and insulated from a first portion of the channel region which is adjacent the first region, and a select gate disposed over and insulated from a second portion of the channel region which is adjacent to the second region. The select gate comprises a block of polysilicon

1
material, and a layer of work force metal material extending along bottom and side surfaces of
the block of polysilicon material, wherein the select gate is insulated from the second portion of
the channel region by a layer of silicon dioxide and a layer of high K insulating material. A
control gate is disposed over and insulated from the floating gate, and an erase gate is disposed
over and insulated from the first region, and disposed laterally adjacent to and insulated from the
floating gate.

[0006] A method of forming a non-volatile memory cell comprises forming, in a substrate of
a first conductivity type, spaced apart first and second regions of a second conductivity type,
defining a channel region therebetween, forming a floating gate disposed over and insulated from
a first portion of the channel region which is adjacent the first region, forming a control gate
disposed over and insulated from the floating gate, forming a select gate over and insulated from
a second portion of the channel region which is adjacent to the second region, and forming an
erase gate disposed over and insulated from the first region, and disposed laterally adjacent to
and insulated from the floating gate. The select gate comprises a block of polysilicon material,
and a layer of work force metal material extending along bottom and side surfaces of the block
of polysilicon material, wherein the select gate is insulated from the second portion of the
channel region by a layer of silicon dioxide and a layer of high K insulating material;

[0007] Other objects and features of the present invention will become apparent by a review
of the specification, claims and appended figures.

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] Figures 1A-1M are cross sectional views illustrating steps in forming the memory cell
of the present invention.

[0009] Figures 2A-2B are cross sectional views illustrating steps in forming an alternate
embodiment of the memory cell of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0010] Referring to Figures 1A-1M there are shown cross-sectional views of the steps in the
process to make a memory cell with metal enhanced gates. The process begins by forming a
layer of silicon dioxide (oxide) 12 on a substrate 10 of P type single crystalline silicon.
Thereafter a first layer 14 of polysilicon (or amorphous silicon) is formed on the layer 12 of silicon dioxide, as illustrated in Fig. 1A. The first layer 14 of polysilicon is subsequently patterned in a direction perpendicular to the view of Fig. 1A.

[0011] Another insulating layer 16, such as silicon dioxide (or even a composite layer, such as ONO (oxide, nitride, oxide)) is formed on the first layer 14 of polysilicon. A second layer 18 of polysilicon is then formed on the oxide layer 16. Another insulating layer 20 is formed on the second layer 18 of polysilicon and used as a hard mask during subsequent dry etching. In the preferred embodiment, the layer 20 is a composite layer, comprising silicon nitride 20a, silicon dioxide 20b, and silicon nitride 20c. The resulting structure is shown in Fig. 1B. The hard mask may be a composite layer of silicon oxide 20b and silicon nitride 20c. The hard mask may also be formed with a thick silicon nitride layer 20a.

[0012] Photoresist material (not shown) is coated on the structure, and a masking step is performed exposing selected portions of the photoresist material. The photoresist is developed and using the photoresist as a mask, the structure is etched. Specifically, the composite layer 20, the second layer 18 of polysilicon, the insulating layer 16 are anisotropically etched, until the first layer 14 of polysilicon is exposed. The resultant structure is shown in Fig. 1C. Although only two "stacks": S1 and S2 are shown, it should be clear that there are a number of such "stacks" that are separated from one another.

[0013] Silicon dioxide 22 is formed on the structure. This is followed by the formation of silicon nitride layer 24. The silicon nitride 24 is anisotropically etched leaving a composite spacer 26 (which is the combination of the silicon dioxide 22 and silicon nitride 24) alongside each of the stacks S1 and S2. Formation of spacers is well known in the art, and involves the deposition of a material over the contour of a structure, followed by an anisotropic etch process, whereby the material is removed from horizontal surfaces of the structure, while the material remains largely intact on vertically oriented surfaces of the structure (with a rounded upper surface). The resultant structure is shown in Fig. 1D.

[0014] A layer of oxide is formed over the structure, followed by an anisotropical etch leaving spacers 30 of the oxide alongside the stacks S1 and S2. A photoresist 28 is formed over the regions between the stacks S1 and S2, and other alternating pairs of stacks S1 and S2. For
the purpose of this discussion, the region between the pair of stacks S1 and S2 will be called the "inner region" and the regions outside of the inner region (i.e. between adjacent pairs of stacks S1 and S2) will be referred to as the "outer regions". The exposed spacers 30 in the outer regions are removed by isotropic etch. The resulting structure is shown in Fig. IE.

[0015] After the photoresist 28 is removed, the exposed portions first polysilicon 14 in the inner and outer regions are anisotropically etched. Part of oxide layer 12 will also be etched (removed) during the poly over-etching. A thinner layer of remaining oxide will preferably stay on the substrate 10 so as to prevent damage to the substrate 10. The resultant structure is shown in Fig. IF.

[0016] A layer of oxide is formed over the structure, followed by an anisotropical etch leaving spacers 31 of the oxide alongside the stacks S1 and S2 and a layer 33 of oxide on substrate 34. Another oxide layer is formed over the structure, thickening spacers 31 and layer 33. Photoresist material 32 is then coated and masked leaving openings in the inner regions between the stacks S1 and S2. Again, similar to the drawing shown in Fig. IE, the photoresist is between other alternating pairs of stacks. The resultant structure is subject to an ion implant 34 (i.e. into exposed portions of substrate 10). The oxide spacers 31 adjacent to the stacks S1 and S2 and oxide layer 33 in the inner region are then removed by e.g. a wet etch. The resultant structure is shown in Fig. 1G.

[0017] The photoresist material 32 in the outer regions of the stacks S1 and S2 is removed. A high-temperature thermal annealing step is applied to activate the ion implant 34 and to form the source junction (i.e. first or source region 34). Silicon dioxide 36 is formed everywhere. The structure is once again covered by photoresist material 38 and a masking step is performed exposing the outer regions of the stacks S1 and S2 and leaving photoresist material 38 covering the inner region between the stacks S1 and S2. An oxide anisotropical etch followed by isotropic wet etch are performed, to remove oxide 36 and oxide 33 from the outer regions of stacks S1 and S2, and possibly to reduce the thickness of the oxide spacers 31 in the outer regions of the stacks S1 and S2. The resultant structure is shown in Fig. 1H.

[0018] After photoresist material 38 is removed, a thin oxide layer 39 (e.g., -0.7 to 1.0nm) is formed as the interface layer over the structure. A second insulation layer 40 of a high K material (i.e. having a dielectric constant K greater than that of oxide, such as HfO$_2$, ZrO$_2$, TiO$_2$,}
etc.) is then formed over layer 39. A WF (work function) metal layer 41, such as LaOx, AlOx, is formed on layer 40 to tune the work function. The select gate threshold voltage of the split-gate flash can be adjusted through the tuning of the work function. An optional thermal treatment may follow. The resultant structure is shown in Fig. II.

[0019] Polysilicon is then deposited over the structure, followed by a CMP etch, and further poly etch back, resulting in a block 42 of polysilicon in the inner region of the stacks S1 and S2, and blocks 44 of polysilicon in the outer regions of the stacks S1 and S2, as shown in Fig. 1J. Blocks 42 and 44 have upper surfaces recessed below hard mask 20.

[0020] An N+ poly pre-implant may be performed. This is followed by a photoresist coating, mask exposure and selective removal, followed by selective poly etch, to remove a portion of poly blocks 44 (so that the remaining poly blocks 44 are properly sized as select gates). Further etches are performed to remove exposed portions of WF metal layer 41, high K layer 40, and oxide layer 39. An LDD implant is performed in the exposed portions of substrate 10 adjacent poly blocks 44. Oxide and nitride depositions, followed by a nitride etch, are performed to form insulation spacers 46 of oxide 48 and nitride 50 alongside poly blocks 44. An N+ implant and anneal is then performed to form second (drain) regions 52 in substrate 10. The resultant structure is shown in Fig. IK.

[0021] A metallization process is performed to form silicide 54 on the exposed portions substrate 10 (along surface portion of second regions 52), and on the exposed upper surfaces of poly blocks 42, 44, as illustrated in Fig. 1L. An oxide layer 56 is formed over the structure, followed by an insulation layer 66 (e.g. ILD) being formed over the structure. Contact openings are formed through the ILD layer 66 down to and exposing the silicide 54 on second regions 52 using an appropriate photo resist deposition, mask exposure, selective photo resist etch and ILD etch. The contact openings are filled with conductive material (e.g. tungsten) using an appropriate deposition and CMP etch to form electrical contacts 68. Metal contact lines 70 are then formed over ILD layer 66 and in contact with the electrical contacts 68. The resultant structure is shown in Fig. 1M.

[0022] As shown in Fig. 1M, the memory cells are formed in pairs that share a common first region 34 and common erase gate 42. Each memory cell includes a channel region 72 extending between the first and second regions 34 and 52, and have a first portion disposed under the
floating gate 14 and a second portion disposed under the select gate 44. The control gate 18 is disposed over the floating gate 14. By having the bottom and side surfaces of erase gates 42 and select gates 44 being lined by WF metal layer 41, and silicide 54 on the upper surfaces of gates 42 and 44, and the silicide which connects contacts 68 with second regions 52, along with the combination of oxide layer 39 and high K insulating film 40 underneath the select gates 44, the speed and performance of the memory cell is enhanced over conventional memory cells.

Figures 2A-2B illustrate an alternate embodiment where the same processing steps described above with respect to Figs. 1A-1M are performed except where noted. Starting with the structure of Fig. 1H, and with respect to the process steps discussed above with respect to Fig. II, after the photoresist material 38 is removed, and after layers 39, 40, 41 are formed over the structure, photo resist 76 can be formed over the outer regions of stacks S1 and S2, whereby an etch is performed to remove the WF metal layer 41 and layer of high K material 40 in the inner region of stacks S1 and S2, (but maintains these layers underneath where the select gates will be formed), as illustrated in Fig. 2A. The remaining processing steps described above are performed, resulting in the structure of Fig. 2B. This embodiment removes the WF metal layer 41 and high K insulation layer 40 between the erase gate 42 and floating gate 14 for better control over the thickness of the tunnel oxide therebetween.

It is to be understood that the present invention is not limited to the embodiment(s) described above and illustrated herein, but encompasses any and all variations falling within the scope of the appended claims. For example, references to the present invention herein are not intended to limit the scope of any claim or claim term, but instead merely make reference to one or more features that may be covered by one or more of the claims. Materials, processes and numerical examples described above are exemplary only, and should not be deemed to limit the claims. Further, as is apparent from the claims and specification, not all method steps need be performed in the exact order illustrated or claimed, but rather in any order that allows the proper formation of the memory cell of the present invention. Lastly, single layers of material could be formed as multiple layers of such or similar materials, and vice versa.

It should be noted that, as used herein, the terms "over" and "on" both inclusively include "directly on" (no intermediate materials, elements or space disposed therebetween) and "indirectly on" (intermediate materials, elements or space disposed therebetween). Likewise, the
term "adjacent" includes "directly adjacent" (no intermediate materials, elements or space disposed therebetween) and "indirectly adjacent" (intermediate materials, elements or space disposed there between), "mounted to" includes "directly mounted to" (no intermediate materials, elements or space disposed there between) and "indirectly mounted to" (intermediate materials, elements or spaced disposed there between), and "electrically coupled" includes "directly electrically coupled to" (no intermediate materials or elements there between that electrically connect the elements together) and "indirectly electrically coupled to" (intermediate materials or elements there between that electrically connect the elements together). For example, forming an element "over a substrate" can include forming the element directly on the substrate with no intermediate materials/elements therebetween, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements therebetween.
WHAT IS CLAIMED IS:

1. A non-volatile memory cell comprising:
   a substrate of a first conductivity type, having a first region of a second conductivity type, a second region of the second conductivity type spaced apart from the first region, forming a channel region therebetween;
   a floating gate disposed over and insulated from a first portion of the channel region which is adjacent the first region;
   a select gate disposed over and insulated from a second portion of the channel region which is adjacent to the second region, the select gate comprising:
      a block of polysilicon material, and
      a layer of work function metal material extending along bottom and side surfaces of the block of polysilicon material,
      wherein the select gate is insulated from the second portion of the channel region by a layer of silicon dioxide and a layer of high K insulating material;
   a control gate disposed over and insulated from the floating gate; and
   an erase gate disposed over and insulated from the first region, and disposed laterally adjacent to and insulated from the floating gate.

2. The memory cell of claim 1, wherein the high K insulating material is at least one of HfO₂, ZrO₂, and TiO₂.

3. The memory cell of claim 1, wherein the erase gate comprises:
   a second block of polysilicon material; and
   a layer of work function metal material extending along bottom and side surfaces of the second block of polysilicon material,

4. The memory cell of claim 4, further comprising:
   silicide disposed on an upper surface of the block of polysilicon material; and
   silicide disposed on an upper surface of the second block of polysilicon material.
5. The memory cell of claim 4, wherein the erase gate is insulated from the floating gate by silicon dioxide and by a layer of high K insulating material.

6. The memory cell of claim 1, further comprising:
   silicide disposed on a portion of the substrate in the second region.

7. A method of forming a non-volatile memory cell comprising:
   forming, in a substrate of a first conductivity type, spaced apart first and second regions of a second conductivity type, defining a channel region therebetween;
   forming a floating gate disposed over and insulated from a first portion of the channel region which is adjacent the first region;
   forming a control gate disposed over and insulated from the floating gate;
   forming a select gate over and insulated from a second portion of the channel region which is adjacent to the second region, the select gate comprising:
   a block of polysilicon material, and
   a layer of work function metal material extending along bottom and side surfaces of the block of polysilicon material,
   wherein the select gate is insulated from the second portion of the channel region by a layer of silicon dioxide and a layer of high K insulating material;
   forming an erase gate disposed over and insulated from the first region, and disposed laterally adjacent to and insulated from the floating gate.

8. The method of claim 7, wherein the high K insulating material is at least one of HfO$_2$, ZrO$_2$, and TiO$_2$.

9. The method of claim 7, wherein the erase gate comprises:
   a second block of polysilicon material; and
   a layer of work function metal material extending along bottom and side surfaces of the second block of polysilicon material,
10. The method of claim 9, further comprising:
forming silicide on an upper surface of the block of polysilicon material; and
forming silicide on an upper surface of the second block of polysilicon material.

11. The method of claim 9, wherein the erase gate is insulated from the floating gate by
silicon dioxide and by a layer of high K insulating material.

12. The method of claim 7, further comprising:
forming silicide on a portion of the substrate in the second region.
FIG. 1C

FIG. 1D
**INTERNATIONAL SEARCH REPORT**

**A. CLASSIFICATION OF SUBJECT MATTER**

**INV. H01L 29/423 H01L 27/115 H01L 29/66 H01L 29/788 G11C 16/04**

**ADD.**

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

H01L G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y</td>
<td>paragraphs [0014] - [0016], [0018] - [0042]; figures 3,4,5A-5G</td>
<td>1-12</td>
</tr>
<tr>
<td>Y</td>
<td>paragraph [0034]; figures 2J,2K</td>
<td>1-12</td>
</tr>
<tr>
<td>Y</td>
<td>us 2009/207662 Al (WANG SHIH WEI [TW] ET AL) 20 August 2009 (2009-08-20)</td>
<td>1,7</td>
</tr>
<tr>
<td></td>
<td>paragraphs [0015] - [0022]; figure 2</td>
<td></td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C.

X See patent family annex.

* Special categories of cited documents:

**A** document defining the general state of the art which is not considered to be of particular relevance

**E** earlier application or patent but published on or after the international filing date

**L** document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

**O** document referring to an oral disclosure, use, exhibition or other means

**P** document published prior to the international filing date but later than the priority date claimed

**I** later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

**X** document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

**Y** document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

**S** document member of the same patent family

Date of the actual completion of the international search: 25 February 2016

Date of mailing of the international search report: 07/03/2016

Name and mailing address of the ISA:

European Patent Office, P.B. 5818 Patentlaan 2

NL - 2280 HV Rijswijk

Tel. (+31-70) 340-2040, Fac. (+31-70) 340-3016

Authorized officer: Mosig, Karsten

Form PCT/SA/210 (second sheet) (April 2006)
**INTERNATIONAL SEARCH REPORT**

**Box No. II**  
Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. ☐ Claims Nos.:  
   because they relate to subject matter not required to be searched by this Authority, namely:

2. ☑ claims Nos.: 1-12 (partially)  
   because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
   
   see FURTHER INFORMATION sheet PCT/ISA/21Q

3. ☐ Claims Nos.:  
   because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

**Box No. III**  
Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

1. ☑ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.

2. ☑ As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of additional fees.

3. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:

4. ☑ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

**Remark on Protest**

- ☐ The additional search fees were accompanied by the applicant’s protest and, where applicable, the payment of a protest fee.

- ☐ The additional search fees were accompanied by the applicant’s protest but the applicable protest fee was not paid within the time limit specified in the invitation.

- ☑ No protest accompanied the payment of additional search fees.
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td>US 2013032872 Al</td>
<td>07-02-2013</td>
<td>CN 103748686 A</td>
<td>23-04-2014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 5793246 B2</td>
<td>14-10-2015</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2014522122 A</td>
<td>28-08-2014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 20140057586 A</td>
<td>13-05-2014</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 201312702 A</td>
<td>16-03-2013</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2013032872 Al</td>
<td>07-02-2013</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Wo 2013022618 Al</td>
<td>14-02-2013</td>
</tr>
<tr>
<td>US 2008099789 Al</td>
<td>01-05-2008</td>
<td>CN 101174652 A</td>
<td>07-05-2008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 5035775 B2</td>
<td>26-09-2012</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JP 2008118136 A</td>
<td>22-05-2008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 20080039786 A</td>
<td>07-05-2008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TW 200822296 A</td>
<td>16-05-2008</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2008099789 Al</td>
<td>01-05-2008</td>
</tr>
<tr>
<td>US 2009207662 Al</td>
<td>20-08-2009</td>
<td>CN 101604694 A</td>
<td>16-12-2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2009207662 Al</td>
<td>20-08-2009</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2011286284 Al</td>
<td>24-11-2011</td>
</tr>
</tbody>
</table>
Continuation of Box II.2

Claims Nos.: 1-12 (partially)

The search has been restricted to the subject-matter indicated by the applicant in his letter of 19 February 2016 filed in reply to the invitation to provide informal clarification dated 5 February 2016.