(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property **Organization**

International Bureau

(43) International Publication Date 28 March 2019 (28.03.2019)





(10) International Publication Number WO 2019/056108 A1

(51) International Patent Classification:

G10L 19/12 (2013.01) G10L 19/24 (2013.01)

G10L 19/038 (2013.01) G10L 19/26 (2013.01)

(21) International Application Number:

PCT/CA2018/051176

(22) International Filing Date:

20 September 2018 (20.09.2018)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

62/560,724

20 September 2017 (20.09.2017) US

- (71) Applicant: VOICEAGE CORPORATION [CA/CA]; 750 Lucerne Road, Suite 250, Town of Mount Royal, Québec H3R 2H6 (CA).
- (72) Inventor: EKSLER, Vaclav; 1095 d'Auray, App. 8, Sherbrooke, Québec J1K 2C3 (CA).
- (74) Agent: PRINCE, Gaetan; 1100 Rene-Levesque boul. West, 25th floor, Montreal, Québec H3B 5C9 (CA).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,

HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- in black and white; the international application as filed contained color or greyscale and is available for download from PATENTSCOPE

(54) Title: METHOD AND DEVICE FOR EFFICIENTLY DISTRIBUTING A BIT-BUDGET IN A CELP CODEC




FIG. 2

(57) Abstract: A method and device allocates a bit-budget to a plurality of first parts of a CELP core module of (a) an encoder for encoding a sound signal or (b) a decoder for decoding the sound signal. In the method and device, bit-budget allocation tables assign, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts. A CELP core module bit rate is determined and one of the intermediate bit rates is selected based on the determined CELP core module bit rate. The respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate are allocated to the first CELP core module parts.



1

METHOD AND DEVICE FOR EFFICIENTLY DISTRIBUTING A BIT-BUDGET IN A CELP CODEC

TECHNICAL FIELD

[0001] The present disclosure relates to a technique for digitally encoding a sound signal, for example a speech or audio signal, in view of transmitting or storing, and synthesizing this sound signal. An encoder converts the sound signal into a digital bit-stream using a bit-budget. A decoder or synthesizer then operates on the transmitted or stored bit-stream and converts it back to the sound signal. The encoder and decoder/synthesizer are commonly known as a codec.

[0002] More specifically, but not exclusively, the present disclosure relates a method and device for efficiently distributing the bit-budget in a codec.

BACKGROUND

[0003] One of the best techniques for encoding sound at low bit rates is the Code-Excited Linear Prediction (CELP) coding. In CELP coding, the sound signal is sampled and the sampled sound signal is processed in successive blocks of L samples usually called frames, where L is a predetermined number corresponding typically to 20 ms. The main principle behind CELP is called "Analysis-by-Synthesis" where possible decoder outputs are synthesized during the encoding process and then compared to the original sound signal. This search minimizes a mean-squared error between the input sound signal and the synthesized sound signal in a perceptually weighted domain.

[0004] In CELP-based coding, the sound signal is typically synthesized by

2

filtering an excitation through an all-pole digital filter 1/A(z), often called synthesis filter. Filter A(z) is estimated by means of Linear Prediction (LP) and represents short-term correlations between sound signal samples. The LP filter coefficients are usually calculated once per frame. In CELP codecs, the frame is further divided into several (usually two (2) to five (5)) sub-frames to encode the excitation that is typically composed of two portions searched sequentially. Their respective gains may then be jointly quantized. In the following description, the number of sub-frames is denoted as N and the index of a particular sub-frame is denoted as n where n = 0, ..., N-1.

[0005] The first portion of the excitation is usually selected from an adaptive codebook. The adaptive codebook excitation portion exploits the quasi periodicity (or long-term correlations) of voiced speech signal by searching in the past excitation the segment most similar to the segment being currently encoded. The adaptive codebook excitation portion is described by an adaptive codebook index, i.e. a delay parameter corresponding to a pitch period, and an appropriate adaptive codebook gain, both sent to the decoder or stored to reconstruct the same excitation as in the encoder.

[0006] The second portion of the excitation is usually an innovation signal selected from an innovation codebook. The innovation signal models the evolution (difference) between the previous speech segment and the currently encoded segment. The second portion of the excitation is described by an index of a codevector selected from the innovation codebook, and by an innovation codebook gain (this is also referred to as fixed codebook index and fixed codebook gain).

[0007] In order to improve the coding efficiency, recent codecs such as, for example, G.718 as described in Reference [1] and EVS as described in Reference [2], are based on classification of the input sound signal. Based on the signal characteristics, basic CELP coding is expanded into several different coding modes. Consequently, the classification needs to be transmitted to the decoder or stored as a

3

signaling information. Another signaling information that is usually efficient to transmit is, for example, an audio bandwidth information.

[0008] Thus, in a CELP codec, so-called CELP "core module" parts may include:

- The LP filter coefficients;
- The adaptive codebook;
- The innovation (fixed) codebook; and
- The adaptive and innovation codebook gains.

[0009] Most recent CELP codecs are based on a constant bit rate (CBR) principle. In CBR codecs a bit-budget to encode a given frame is constant during the encoding, regardless of the sound signal content or network characteristics. In order to obtain the best possible quality at a given constant bit rate, the bit-budget is carefully distributed among the different coding parts. In practice, the bit-budget per coding part at a given bit rate is usually fixed and stored in codec ROM tables. However, when the number of bit rates supported by a codec increases, the length of the ROM tables proportionally increases and the search within these tables becomes less efficient.

[0010] The problem of large ROM tables is even more significant in complex codecs where the bit-budget allocated to the CELP core module might fluctuate even at codec constant bit rate. For example, in a complex multi-module codec where the bit-budget at a constant bit rate is allocated between different modules based on, for example, a number of input audio channels, network feedback, audio bandwidth, input

4

signal characteristics, etc., the codec total bit-budget is distributed among the CELP core module and other different modules. Examples of such other different modules may comprise, but are not limited to, a bandwidth extension (BWE), a stereo module, a frame error concealment (FEC) module etc. which are collectively referred to in the present description as "supplementary codec modules". It is usually advantageous to keep the allocated bit-budget per supplementary module variable based on signal characteristics or network feedback. Also, the supplementary codec modules can be adaptively switched on and off. This variability usually does not cause problems for encoding supplementary modules as the number of parameters in these modules is usually small. However, the fluctuating bit-budget allocated to supplementary codec modules results in a fluctuating bit-budget allocated to the relatively complex CELP core module.

[0011] In practice, the bit-budget allocated to the CELP core module at a given bit rate is usually obtained by reducing the codec total bit-budget with the bit-budget allocated to all active supplementary codec modules which may include a codec signaling bit-budget. Consequently, the bit-budget allocated to the CELP core module can fluctuate between a relatively large minimum and maximum bit rate span with a granularity as small as 1 bit (i.e. 0.05 kbps at a frame length of 20 ms).

[0012] Dedicating ROM table entries for all possible CELP core module bit rates is obviously inefficient. Therefore, there is a need for a more efficient and flexible distribution of the bit-budget among the different modules with fine bit rate granularity based on a limited number of intermediate bit rates.

SUMMARY

[0013] According to a first aspect, the present disclosure is concerned with a method of allocating a bit-budget to a plurality of first parts of a CELP core module of

5

(a) an encoder for encoding a sound signal or (b) a decoder for decoding the sound signal, comprising: storing bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts; determining a CELP core module bit rate; selecting one of the intermediate bit rates based on the determined CELP core module bit rate; and allocating to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.

According to a second aspect, there is provided a device for allocating a bit-budget to a plurality of first parts of a CELP core module of (a) an encoder for encoding a sound signal or (b) a decoder for decoding the sound signal, comprising: a memory for storing bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts; a calculator of a CELP core module bit rate; a selector of one of the intermediate bit rates based on the CELP core module bit rate; and an allocator of the respective bit-budgets assigned by the bit-budget allocation tables, for the selected intermediate bit rate, to the first CELP core module parts.

[0015] According to a third aspect, there is provided a device for allocating a bit-budget to a plurality of first parts of a CELP core module of (a) an encoder for encoding a sound signal or (b) a decoder for decoding the sound signal, comprising: at least one processor; and a memory coupled to the processor and comprising non-transitory instructions that when executed cause the processor to: store bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts; determine a CELP core module bit rate; select one of the intermediate bit rates based on the determined CELP core module bit rate; and allocate to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.

[0016] A further aspect is concerned with a device for allocating a bit-budget to a plurality of first parts of a CELP core module of (a) an encoder for encoding a sound signal or (b) a decoder for decoding the sound signal, comprising: at least one processor; and a memory coupled to the processor and comprising non-transitory instructions that when executed cause the processor to implement: bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts; a calculator of a CELP core module bit rate; a selector of one of the intermediate bit rates based on the CELP core module bit rate; and an allocator of the respective bit-budgets assigned by the bit-budget allocation tables, for the selected intermediate bit rate, to the first CELP core module parts.

[0017] The foregoing and other objects, advantages and features of the bit-budget allocating method and device will become more apparent upon reading of the following non-restrictive description of illustrative embodiments thereof, given by way of example only with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0018] In the appended drawings:

[0019] Figure 1 is a schematic block diagram of a stereo sound processing and communication system depicting a possible context of implementation of the bit-budget allocating method and device as disclosed in the following description;

[0020] Figure 2 is a block diagram illustrating concurrently a bit-budget allocating method and device of the present disclosure; and

[0021] Figure 3 is a simplified block diagram of an example configuration of

7

hardware components forming the bit-budget allocating method and device of the present disclosure.

DETAILED DESCRIPTION

[0022] Figure 1 is a schematic block diagram of a stereo sound processing and communication system 100 depicting a possible context of implementation of the bit-budget allocating method and device as disclosed in the following description. It should be noted that the presented bit-budget allocating method and device are not limited to stereo, but can be used also in multi-channel coding or mono coding.

[0023] The stereo sound processing and communication system 100 of Figure 1 supports transmission of a stereo sound signal across a communication link 101. The communication link 101 may comprise, for example, a wire or an optical fiber link. Alternatively, the communication link 101 may comprise at least in part a radio frequency link. The radio frequency link often supports multiple, simultaneous communications requiring shared bandwidth resources such as may be found with cellular telephony. Although not shown, the communication link 101 may be replaced by a storage device in a single device implementation of the processing and communication system 100 that records and stores the encoded stereo sound signal for later playback.

[0024] Still referring to Figure 1, for example a pair of microphones 102 and 122 produces the left 103 and right 123 channels of an original analog stereo sound signal detected. As indicated in the foregoing description, the sound signal may comprise, in particular but not exclusively, speech and/or audio.

[0025] The left 103 and right 123 channels of the original analog sound signal are supplied to an analog-to-digital (A/D) converter 104 for converting them into left

8

105 and right 125 channels of an original digital stereo sound signal. The left 105 and right 125 channels of the original digital stereo sound signal may also be recorded and supplied from a storage device (not shown).

[0026] A stereo sound encoder 106 encodes the left 105 and right 125 channels of the digital stereo sound signal thereby producing a set of encoding parameters that are multiplexed under the form of a bit-stream 107 delivered to an optional error-correcting encoder 108. The optional error-correcting encoder 108, when present, adds redundancy to the binary representation of the encoding parameters in the bit-stream 107 before transmitting the resulting bit-stream 111 over the communication link 101.

[0027] On the receiver side, an optional error-correcting decoder 109 utilizes the above mentioned redundant information in the received digital bit-stream 111 to detect and correct errors that may have occurred during transmission over the communication link 101, producing a bit-stream 112 with received encoding parameters. A stereo sound decoder 110 converts the received encoding parameters in the bit-stream 112 for creating synthesized left 113 and right 133 channels of the digital stereo sound signal. The left 113 and right 133 channels of the digital stereo sound signal reconstructed in the stereo sound decoder 110 are converted to synthesized left 114 and right 134 channels of the analog stereo sound signal in a digital-to-analog (D/A) converter 115.

The synthesized left 114 and right 134 channels of the analog stereo sound signal are respectively played back in a pair of loudspeaker units 116 and 136 (the pair of loudspeaker units 116 and 136 can obviously be replaced by a headphone). Alternatively, the left 113 and right 133 channels of the digital stereo sound signal from the stereo sound decoder 110 may also be supplied to and recorded in a storage device (not shown).

9

[0029] As a non-limitative example, the bit-budget allocating method and device according to the present disclosure can be implemented in the sound encoder 106 and decoder 110 of Figure 1. It should be noted that Figure 1 can be extended to cover the case of multi-channel and/or scene-based audio and/or independent streams encoding and decoding (e.g. surround and high order ambisonics).

[0030] Figure 2 is a block diagram illustrating concurrently the bit-budget allocating method 200 and device 250 according to the present disclosure.

[0031] Here, it should be noted that the bit-budget allocating method 200 and device 250 operate on a frame by frame basis and the following description is related to one of the successive frames of the sound signal being encoded, unless otherwise stated.

[0032] In Figure 2, CELP core module encoding whose bit-budget fluctuates from frame to frame as a result of a fluctuating number of bits used for encoding the supplementary codec modules is considered. Also, the distribution of bit-budget among the different CELP core module parts is symmetrically done at the encoder 106 and the decoder 110 and is based on the bit-budget allocated to encoding of the CELP core module.

[0033] The following description presents a non-restrictive example of implementation in an EVS-based codec using the Generic Coding mode. The EVS-based codec is a codec based on the EVS standard as described in Reference [2], with modifications to permit other CELP-core bit rates or codec improvements. The EVS-based codec in this disclosure is used within a coding framework using supplementary coding modules such as metadata, stereo or multi-channel coding (this is referred to hereinafter as Extended EVS codec). Principles similar to those as described in the present disclosure can be applied to other coding modes (e.g. Voiced

10

Coding, Transition Coding, Inactive Coding, ...) within the EVS-based codec. Moreover, similar principles can be implemented in any other codec different from EVS and using a coding scheme other than CELP.

Operation 201

[0034] Referring to Figure 2, a total bit-budget b_{total} is allocated to the codec for each successive frame of the sound signal. In case of CBR, this codec total bit-budget b_{total} is constant. It is also possible to use the bit-budget allocating method 200 and device 250 in variable bit rate codecs wherein the codec total bit-budget b_{total} could vary from frame to frame (as in the case with the extended EVS codec).

Operations 202

[0035] In operations 202, counters 252 determine (count) the number of bits (bit-budget) $b_{supplementary}$ used for encoding the supplementary codec modules and the number of bits (bit-budget) $b_{codec_signaling}$ (not shown) for transmitting codec signaling to the decoder.

[0036] Supplementary codec modules may comprise a stereo module, a Frame-Erasure concealment (FEC) module, a BandWidth Extension (BWE) module, metadata coding module, etc. In the following illustrative embodiment, the supplementary modules comprise a stereo module and a BWE module. Of course, different or additional supplementary codec modules could be used.

Stereo Module

[0037] A codec may be designed to support encoding of more than one input

audio channel. In case of two audio channels, a mono (single channel) codec may be extended by a stereo module to form a stereo codec. The stereo module then forms one of the supplementary codec modules. A stereo codec can be implemented using several different stereo encoding techniques. As non-limitative examples, the use of two stereo encoding techniques that can be efficiently used at low bit rates is discussed hereinafter. Obviously, other stereo encoding techniques can be implemented.

[0038] A first stereo encoding technique is called parametric stereo. Parametric stereo encodes two audio channels as a mono signal using a common mono codec plus a certain amount of stereo side information (corresponding to stereo parameters) which represents a stereo image. The two input audio channels are down-mixed into a mono signal, and the stereo parameters are then computed usually in transform domain, for example in the Discrete Fourier Transform (DFT) domain, and are related to so-called binaural or interchannel cues. The binaural cues (See Reference [5]) comprise Interaural Level Difference (ILD), Interaural Time Difference (ITD) and Interaural Correlation (IC). Depending on the signal characteristics, stereo scene configuration, etc., some or all binaural cues are encoded and transmitted to the decoder. Information about what cues are encoded is sent as signaling information, which is usually part of the stereo side information. A particular binaural cue can be also quantized using different encoding techniques which results in a variable number of bits being used. Then, in addition to the quantized binaural cues, the stereo side information may contain, usually at medium and higher bit rates, a quantized residual signal that results from the down-mixing. The residual signal can be encoded using an entropy encoding technique, e.g. an arithmetic encoder. Consequently, the number of bits used for encoding the residual signal can fluctuate significantly from frame to frame.

[0039] Another stereo encoding technique is a technique operating in time-

domain. This stereo encoding technique mixes the two input audio channels into so-called primary channel and secondary channel. For example, following the method described in Reference [6], time-domain mixing can be based on a mixing factor, which determines respective contributions of the two input audio channels upon production of the primary channel and the secondary channel. The mixing factor is derived from several metrics, e.g. normalized correlations of the input channels with respect to a mono signal or a long-term correlation difference between the two input channels. The primary channel can be encoded by a common mono codec while the secondary channel can be encoded by a lower bit rate codec. The secondary channel encoding may exploit coherence between the primary and secondary channels and might reuse some parameters from the primary channel. Consequently, the number of bits used for encoding the primary channel and the secondary channel can fluctuate significantly from frame to frame based on channel similarities and encoding modes of the respective channels.

Stereo encoding techniques are otherwise known to those of ordinary skill in the art and, therefore, will not be further described in the present specification. Although stereo was described as a way of example of supplementary coding modules, the disclosed method can be used in a 3D audio coding framework including ambisonics (scene-based audio), multichannel (channel-based audio), or objects plus metadata (object-based audio). Supplementary modules may also comprise any of these techniques.

BWE Module

[0041] In most of the recent speech codecs, including wideband (WB) or super wideband (SWB) codecs, the input signal is processed in blocks (frames) while employing frequency band-split processing. A lower frequency band is usually encoded using the CELP model and covers frequencies up to a cut-off frequency.

13

Then the higher frequency band is efficiently encoded or estimated separately by a BWE technique in order to cover the rest of the encoded spectrum. The cut-off frequency between the two bands is a design parameter of each codec. For example, in the EVS codec as described in Reference [2], the cut-off frequency depends upon the operational mode and bit rate of the codec. In particular, the lower frequency band extends up to 6.4 kHz at bit rates of 7.2 – 13.2 kbps or up to 8 kHz at bit rates of 16.4 – 64 kbps. A BWE then further extends the audio bandwidth for WB (up to 8 kHz), SWB (Up to 14.4 or 16 kHz), or Full Band (FB, up to 20 kHz) encoding.

The idea behind BWE is to exploit the intrinsic correlation between the lower and higher frequency bands and make benefit of the higher perceptual tolerance to encoding distortions in higher frequencies compared to lower frequencies. Consequently, the number of bits used for the higher band BWE encoding is usually very low compared to the lower band CELP encoding, or even zero. For example, in the EVS codec as described in Reference [2], a BWE where no bit-budget is transmitted (a so-called blind BWE) is used at bit rates of 7.2 – 8.0 kbps while a BWE with some bit-budget (a so-called guided BWE) is used at bit rates of 9.6 – 64 kbps. The exact bit-budget of a guided BWE is dependent on the actual codec bit rate.

[0043] In the following description guided BWE is considered, which forms one of the supplementary codec modules. The number of bits used for the higher band BWE encoding can fluctuate from frame to frame and is much lower (typically 1 – 3 kbps) than the number of bits used for the lower band CELP encoding.

[0044] Again, BWE is otherwise known to those of ordinary skill in the art and, therefore, will not be further described in the present specification.

Codec signaling

14

PCT/CA2018/051176

The bit-stream, usually at its beginning, contains codec signaling bits. These bits (codec signaling bit-budget) usually represent very high level codec parameters, for example codec configuration or information about the nature of the supplementary codec modules that are encoded. In case of a multi-channel codec, these bits can represent for example a number of encoded (transport) channels and/or codec format (scene based or object based, etc.). In case of stereo encoding, these bits can represent for example the stereo encoding technique being used. Another example of codec parameter that can be sent using codec signaling bits is an audio signal bandwidth.

[0046] Again, codec signaling is otherwise known to those of ordinary skill in the art and, therefore, will not be further described in the present specification. Also, a counter (not shown) can be used for counting the number of bits (bit-budget) used for codec signaling.

Operation 204

WO 2019/056108

[0047] Referring back to Figure 2, in operation 204, a subtractor 254 subtracts the bit-budget $b_{supplementary}$ for encoding of the supplementary codec modules and the bit-budget $b_{codec_signaling}$ for transmitting codec signaling, from the codec total bit-budget b_{total} to obtain a bit-budget b_{core} of the CELP core module, using the following relation:

$$b_{core} = b_{total} - b_{supplementary} - b_{codec signaling}$$
 (1)

[0048] As explained above, the number of bits $b_{supplementary}$ for encoding the supplementary codec modules and the bit-budget $b_{codec_signaling}$ for transmitting codec signaling to the decoder fluctuates from frame to frame and, therefore, the bit-budget b_{core} of the CELP core module also fluctuates from frame to frame.

WO 2019/056108

PCT/CA2018/051176

15

Operation 205

[0049] In operation 205, a counter 255 counts the number of bits (bit-budget) $b_{signaling}$ for transmitting to the decoder CELP core module signaling. CELP core module signaling may comprise, for example, audio bandwidth, CELP encoder type, sharpening flag, etc.

Operation 206

[0050] In operation 206, a subtractor 256 subtracts the bit-budget $b_{signaling}$ for transmitting CELP core module signaling from the CELP core module bit-budget b_{core} to find a bit-budget b_2 for encoding the CELP core module parts, using the following relation:

$$b_2 = b_{core} - b_{signaling} (2)$$

Operation 207

[0051] In operation 207, an intermediate bit rate selector 257 comprises a calculator which converts the bit-budget b_2 into a CELP core module bit rate by dividing the number of bits b_2 by the duration of a frame. The selector 257 finds an intermediate bit rate based on the CELP core module bit rate.

[0052] A small number of candidate intermediate bit rates is used. In an example of implementation within the EVS-based codec, the following fifteen (15) bit rates may be considered as candidate intermediate bit rates: 5.00 kbps, 6.15 kbps, 7.20 kbps, 8.00 kbps, 9.60 kbps, 11.60 kbps, 13.20 kbps, 14.80 kbps, 16.40 kbps, 19.40 kbps, 22.60 kbps, 24.40 kbps, 32.00 kbps, 48.00 kbps, and 64.00 kbps. Of

16

course, it is possible to use a number of candidate intermediate bit rates different from fifteen (15) and also to use candidate intermediate bit rates of different values.

[0053] In the same example of implementation, within the EVS-based codec, the found intermediate bit rate is the nearest higher candidate intermediate bit rate to the CELP core module bit rate. For example, for a 9.00 kbps CELP core module bit rate the found intermediate bit rate would be 9.60 kbps when using the candidate intermediate bit rates listed in the previous paragraph.

[0054] In another example of implementation, the found intermediate bit rate is the nearest lower candidate intermediate bit rate to the CELP core module bit rate. Using the same example, for a 9.00 kbps CELP core module bit rate the found intermediate bit rate would be 8.00 kbps when using the candidate intermediate bit rates listed in the previous paragraph.

Operations 208

[0055] In operation 208, ROM tables 258 store, for each candidate intermediate bit rate, respective, pre-determined bit-budgets for encoding first parts of the CELP core module. As a non-limitative example, the CELP core module first parts for which bit-budgets are stored in the ROM tables 258 may comprise the LP filter coefficients, the adaptive codebook, the adaptive codebook gain, and the innovation codebook gain. In this implementation, no bit-budget for encoding the innovation codebook is stored in the ROM tables 258.

[0056] In other words, when one of the candidate intermediate bit rates is selected by the selector 257, the associated bit-budgets stored in the ROM tables 258 are allocated to encoding of the above identified CELP core module first parts (the LP filter coefficients, the adaptive codebook, the adaptive codebook gain, and the

17

innovation codebook gain). However, in the described implementation, no bit-budget for encoding the innovation codebook is stored in the ROM tables 258.

[0057] The following Table 1 is an example of ROM table 258 storing, for each candidate intermediate bit rate, a respective bit-budget (number of bits) b_{LPC} for encoding the LP filter coefficients. The right column identifies the candidate intermediate bit rates while the left column indicates the respective bit-budgets (number of bits) b_{LPC} . For simplicity the bit-budget for encoding the LP filter coefficients is a single value per frame although it could be a sum of several bit-budget values when more than one LP analysis are done in a current frame (for example a mid-frame and an end-frame LP analysis).

Table 1 (expressed in pseudocode)

```
const short LSF_bits_tbl[15] =
   27,
        /* 5k00 */
   28,
        /* 6k15 */
   29,
        /* 7k20 */
   33,
        /* 8k00 */
   35,
         /* 9k60 */
   37,
        /* 11k60 */
   38,
         /* 13k20 */
   39,
        /* 14k80 */
        /* 16k40 */
   39,
   40,
         /* 19k40 */
   41,
        /* 22k60 */
   42,
        /* 24k40 */
        /* 32k */
   43,
   44,
         /* 48k */
        /* 64k */
   46,
};
```

18

[0058] The following Table 2 is an example of ROM table 258 storing, for each candidate intermediate bit rate, respective bit-budgets (number of bits) b_{ACBn} for encoding the adaptive codebook. The right column identifies the candidate intermediate bit rates while the left column indicates the respective bit-budgets (number of bits) b_{ACBn} . As the adaptive codebook is searched in every sub-frame n, N bit-budget b_{ACBn} (one per sub-frame) are obtained for every candidate intermediate bit rate, N representing the number of sub-frames in a frame. It should be noted that the bit-budgets b_{ACBn} may be different in different sub-frames. Specifically, Table 2 is an example of ROM table 258 storing bit-budgets b_{ACBn} in the EVS-based codec using the above defined fifteen (15) candidate intermediate bit rates.

Table 2 (expressed in pseudocode)

```
const short ACB_bits_tbl[15] = {
      7,4, 7,4,
                  /* 5k00 */
      7,5, 7,5,
                   /* 6k15 */
                   /* 7k20 */
      8,5, 8,5,
      9,5, 8,5,
                   /* 8k00 */
      9,6, 9,6,
                   /* 9k60 */ <--- intermediate bit rate
     10,6, 9,6,
                   /* 11k60 */
     10,6, 9,6,
                   /* 13k20 */
     10,6,10,6,
                   /* 14k80 */
     10,6,10,6,
                   /* 16k40 */
                   /* 19k40 */
      9,6, 9,6,6,
     10,6, 9,6,6,
                   /* 22k60 */
     10,6,10,6,6,
                   /* 24k40 */
     10,6,10,6,6,
                   /* 32k
                            */
                  /* 48k
     10,6,10,6,6,
                            * /
     10,6,10,6,6,
                   /* 64k */
};
```

[0059] It should be noted that, in the example using the EVS-based codec, four (4) bit-budgets b_{ACBn} per intermediate bit rate are stored at lower bit rates where

19

the frame of 20 ms is composed of four (4) sub-frames (N=4) and five (5) bit-budgets b_{ACBn} per intermediate bit rate are stored at higher bit rates where the frame of 20 ms is composed of five (5) sub-frames (N=5). Referring to Table 2, for a CELP core module bit rate of 9.00 kbps corresponding to an intermediate bit rate of 9.60 kbps, the bit-budgets b_{ACBn} in the individual sub-frames are 9, 6, 9, and 6 bits, respectively.

[0060] The following Table 3 is an example of ROM table 258 storing, for each candidate intermediate bit rate, respective bit-budgets (number of bits) b_{Gn} for encoding the adaptive codebook gain and the innovation codebook gain. In the example below, the adaptive codebook gain and the innovation codebook gain are quantized using a vector quantizer and thus represented as only one quantization index. The right column identifies the candidate intermediate bit rates while the left column indicates the respective bit-budgets (number of bits) b_{Gn} . As can be seen from Table 3, there is one bit-budget b_{Gn} for every sub-frame n of a frame. Accordingly, N bit-budgets b_{Gn} are stored for every candidate intermediate bit rate, N representing the number of sub-frames in a frame. It should be noted that, depending on the gain quantizer and size of the quantization table being used, the bit-budgets b_{Gn} may be different in different sub-frames.

Table 3 (expressed in pseudocode)

```
const short gain_bits_tbl[15] =
   6, 6, 5, 5,
                   /* 5k00 */
   6, 6, 6, 6,
                   /* 6k15 */
   7, 6, 6, 6,
                   /* 7k20 */
   8, 7, 6, 6,
                   /* 8k00 */
   6, 5, 6, 5,
                   /* 9k60 */
   6, 6, 6, 6,
                   /* 11k60 */
   6, 6, 6, 6,
                   /* 13k20 */
                   /* 14k80 */
   7, 6, 7, 6,
   7, 7, 7, 7,
                   /* 16k40 */
```

20

```
6, 6, 6, 6, 6, /* 19k40 */
7, 6, 7, 6, 6, /* 22k60 */
7, 7, 7, 7, 7, /* 24k40 */
7, 7, 7, 7, 7, 7, /* 32k */
10,10,10,10,10, /* 48k */
12,12,12,12,12, /* 64k */
};
```

[0061] In the same manner, a bit-budget for quantizing other CELP core module first parts (if they are present) can be stored in the ROM tables 258 for each candidate intermediate bit rate. An example could be a flag of an adaptive codebook low-pass filtering (one bit per sub-frame). Therefore, a bit-budget associated to all CELP core module parts (first parts) except of the innovation codebook can be stored in the ROM tables 258 for each candidate intermediate bit rate while a certain bit-budget b_4 still remains available.

Operation 209

[0062] In operation 209, a bit-budget allocator 259 allocates for encoding the above mentioned CELP core module first parts (the LP filter coefficients, the adaptive codebook, the adaptive and innovation codebook gains, etc.) the bit-budgets stored in the ROM tables 258 and associated to the intermediate bit rate selected by the selector 257.

Operation 210

[0063] In operation 210, a subtractor 260 subtracts from the bit-budget b_2 (a) bit-budget b_{LPC} for encoding the LP filter coefficients associated to the candidate intermediate bit rate selected by the selector 257, (b) the sum of the bit-budgets b_{ACBn}

21

of the N sub-frames associated to the selected candidate intermediate bit rate, (c) the sum of the bit-budgets b_{Gn} for quantizing the adaptive and innovation codebook gains of the N sub-frames associated to the selected candidate intermediate bit rate, and (d) the bit-budget, associated to the selected intermediate bit rate, for encoding other CELP core module first parts (if they are present), to find a remaining bit-budget (number of bits) b_4 still available for encoding the innovation codebook (second CELP core module part). For that purpose, the following relation can be used by the subtractor 260:

$$b_4 = b_2 - b_{LPC} - \sum_{n=0}^{N-1} b_{ACBn} - \sum_{n=0}^{N-1} b_{Gn} - \dots$$
(3)

Operation 211

In operation 211, a FCB bit allocator 261 distributes the remaining bit-budget b_4 for encoding the innovation codebook (Fixed CodeBook (FCB); second CELP core module part) between the N sub-frames of the current frame. Specifically, the bit-budget b_4 is divided into bit-budgets b_{FCBn} allocated to the various sub-frames n. For example, this can be done by an iterative procedure which divides the bit-budget b_4 between the N sub-frames as equally as possible.

[0065] In other non-limitative implementations, the FCB bit allocator 261 can be designed by assuming at least one of the following requirements:

I. In case the bit-budget b_4 cannot be distributed equally between all the subframes, a highest possible (i.e. a larger) bit-budget is allocated to the first subframe. As an example, if b_4 = 106 bits, the FCB bit-budget per 4 sub-frames is allocated as 28-26-26-26 bits.

- II. If there are more bits available to potentially increase other sub-frame FCB codebooks, the FCB bit-budget (number of bits) allocated to at least one next sub-frames after the first sub-frame (or at least one sub-frame following the first sub-frame) is increased. As an example, if $b_4 = 108$ bits, the FCB bit-budget per 4 sub-frames is allocated as 28-28-26-26 bits. In an additional example, if $b_4 = 110$ bits, the FCB bit-budget per 4 sub-frames is allocated as 28-28-28-26 bits.
- III. The bit-budget b_4 is not necessarily distributed as equally as possible between all the sub-frames but rather to use as much as possible the bit-budget b_4 . As an example, if b_4 = 87 bits, the FCB bit-budget per 4 sub-frames is allocated as 26-20-20-20 bits rather than e.g. 24-20-20-20 bits or 20-20-20-24 bits when requirement III is not considered. In another example, if b_4 = 91 bits, the FCB bit-budget per 4 sub-frames is allocated as 26-24-20-20 bits while e.g. 20-24-24-20 bits would be allocated if requirement III is not considered. Consequently, in both examples, only 1 bit remains unused when requirement III is considered while 3 bits remain unused otherwise.

Requirement III enables that the FCB bit allocator 261 selects two non-consecutive lines from a FCB configuration table, for example Table 4 herein below. As a non-limitative example, consider b_4 = 87 bits. The FCB bit allocator 261 first chooses line 6 from Table 4 for all sub-frames to be employed to configure the FCB search (this results in 20-20-20-20 bit-budget allocation). Then requirement I changes the allocation such that lines 6 and 7 (24-20-20-20 bits) are employed and requirement III selects the allocation by using lines 6 and 8 (26-20-20-20) from the FCB configuration table (Table 4).

Below is Table 4 as the example of the FCB configuration table (copied from EVS (Reference [2])):

23

Table 4 (expressed in pseudocode)

```
const PulseConfig PulseConfTable[] =
  { 7, 4, 2.0f, 1, 0, {8}, TRACKPOS_FREE_ONE },
  { 10, 4, 2.0f, 2, 0, {8}, TRACKPOS_FIXED_EVEN },
  { 12, 4, 2.0f, 2, 0, {8}, TRACKPOS_FIXED_TWO },
  { 15, 4, 2.0f, 3, 0, {8}, TRACKPOS_FIXED_FIRST },
  { 17, 6, 2.0f, 3, 0, {8}, TRACKPOS_FREE_THREE },
  { 20, 4, 2.0f, 4, 0, {4, 8}, TRACKPOS_FIXED_FIRST }, <- line 6
  { 24, 4, 2.0f, 5, 0, {4, 8}, TRACKPOS_FIXED_FIRST },
                                                            <- line 7
  { 26, 4, 2.0f, 5, 0, {4, 8}, TRACKPOS_FREE_ONE },
                                                            <- line 8
  { 28, 4, 1.5f, 6, 0, {4, 8, 8}, TRACKPOS_FIXED_FIRST },
  { 30, 4, 1.5f, 6, 0, {4, 8, 8}, TRACKPOS_FIXED_TWO },
  { 32, 4, 1.5f, 7, 0, {4, 8, 8}, TRACKPOS_FIXED_FIRST },
  { 34, 4, 1.5f, 7, 0, {4, 8, 8}, TRACKPOS_FREE_THREE },
  { 36, 4, 1.0f, 8, 2, {4, 8, 8}, TRACKPOS_FIXED_FIRST },
  { 40, 4, 1.0f, 9, 2, {4, 8, 8}, TRACKPOS_FIXED_FIRST },
}
```

where the first column corresponds to the number of FCB codebook bits and the fourth column corresponds to the number of FCB pulses per sub-frame. It should be noted that in the example above for $b_4 = 87$ bits, there does not exist a 22 bit codebook and the FCB allocator thus selects two non-consecutive lines from the FCB configuration table resulting in 26-20-20-20 FCB bit-budget allocation.

IV. In case the bit-budget cannot be equally distributed between all the sub-frames when encoding using a Transition Coding (TC) mode (See Reference [2]), the largest possible (larger) bit-budget is allocated to the sub-frame using a glottal-impulse-shape codebook. As an example, if $b_4 = 122$ bits and the glottal-

24

impulse-shape codebook is used in the third sub-frame, the FCB bit-budget per 4 sub-frames is allocated as 30-30-32-30 bits.

V. If, after applying requirement IV, there are more bits available to potentially increase another FCB codebook in a TC mode frame, the FCB bit-budget (number of bits) allocated to the last sub-frame is increased. As an example, if $b_4 = 116$ bits and the glottal-impulse-shape codebook is used in the second sub-frame, the FCB bit-budget per 4 sub-frames is allocated as 28-30-28-30 bits. The idea behind this requirement is to better build the part of the excitation after the onset/transition event which is perceptually more important than the part of excitation before it.

[0066] A glottal-impulse-shape codebook may consist of quantized normalized shapes of truncated glottal impulses placed at specific positions as described in Section 5.2.3.2.1 (Glottal pulse codebook search) of Reference [2]. The codebook search then comprises selection of the best shape and the best position. For example, glottal impulse shapes can be represented by codevectors containing only one non-zero element corresponding to candidate impulse positions. Once selected, the position codevector is convolved with the impulse response of a shaping filter.

[0067] Using the above requirements the FCB bit allocator 261 may be designed as follows (expressed in C-code):

```
/*-----
* acelp_FCB_allocator()
*
* Routine to allocate fixed innovation codebook bit-budget
*------*/
static void acelp_FCB_allocator(
```

```
short * ,
                               /* i/o: available bit-budget
                                                               */
                        [], /* o : codebook index
                                                                */
         int
                                /* i : number of subframes
                                                               */
         short
         const short
                               /* i : subframe length
                                                                */
                                /* i : coder type
         const short
                                                                */
                          ,
                              /* i : TC subframe index
                         ,
         const short
                                                                */
                               /* i : fix first subframe bit-budget */
         const short
     )
     {
         short cdbk, sfr, step;
         short nBits_tmp;
         int *p_fixed_cdk_index;
         p_fixed_cdk_index =
                             ;
         /* TRANSITION coding: first subframe bit-budget was already fixed,
glottal pulse not in the first subframe */
              >= L_SUBFR &&
         if(
         {
            short i;
            for( i = 0; i < ; i++ )
               * -= ACELP_FIXED_CDK_BITS( [i]);
            return;
         }
        /* TRANSITION coding: first subframe bit-budget was already fixed,
glottal pulse in the first subframe */
         sfr = 0;
         if(
               )
         {
            * -= ACELP_FIXED_CDK_BITS(
                                          [0]);
            sfr = 1;
            p_fixed_cdk_index++;
                 = 3;
         }
         /* distribute the bit-budget equally between subframes */
         cdbk = 0;
         while( fcb_table(cdbk, )* <= *
                                                   )
```

```
{
             cdbk++;
         cdbk--;
         set_i( p_fixed_cdk_index, cdbk,
                                       );
         nBits tmp = 0;
         if( cdbk >= 0 )
            nBits_tmp = fcb_table(cdbk, );
         }
         else
         {
             nBits_tmp = 0;
         }
              -= nBits_tmp * ;
         /* try to increase the FCB bit-budget of the first subframe(s) */
         step = fcb_table(cdbk+1, ) - nBits_tmp;
         while( * >= step )
         {
             (*p_fixed_cdk_index)++;
             * -= step;
             p_fixed_cdk_index++;
         }
         /* try to increase the FCB of the first subframe in cases when the
next step is lower than the current step */
                          fcb_table(
                                                  [sfr]+1, ) -
         step
fcb_table(
                     [sfr], );
         if( *
                 >= step && cdbk >= 0 )
         {
                          [sfr]++;
                 -= step;
             if(
                           >= step &&
                                                          [sfr+1] ==
             [sfr] - 1 )
             {
                sfr++;
                              [sfr]++;
                * -= step;
```

27

```
}
        }
        /* TRANSITION coding: allocate highest FCBQ bit-budget to the
subframe with the glottal-shape codebook */
                >= L SUBFR )
        if(
        {
           short tempr;
           SWAP(
                          [0], [ /L_SUBFR] );
           /* TRANSITION coding: allocate second highest FCBQ bit-budget to
the last subframe */
                  /L_SUBFR < - 1 )
           if(
           {
                              [( - L_SUBFR)/L_SUBFR],
              SWAP(
                 -1]);
           [
           }
        }
        /* when subframe length > L_SUBFR, number of bits instead of codebook
index is signalled */
        if(
             > L_SUBFR )
        {
           short i, j;
           for( i = 0; i < ; i++ )
           {
              j =
                             [i];
                         [i] = fast_FCB_bits_2sfr[j];
           }
        }
        return;
     }
     /*-----*
     * fcb_table()
     * Selection of fixed innovation codebook bit-budget table
     *-----*/
```

[0068] where function SWAP() swaps/interchanges the two input values. The function fcb_table() then selects the corresponding line of the FCB (fixed or innovation codebook) configuration table (as defined above) and returns the number of bits needed for encoding the selected FCB (fixed or innovation codebook).

Operation 212

[0069] A counter 262 determines the sum of the bit-budgets (number of bits) b_{FCBn} allocated to the N various sub-frames for encoding the innovation codebook (Fixed CodeBook (FCB); second CELP core module part).

$$\sum_{n=0}^{N-1} b_{FCBn} \tag{4}$$

Operation 213

[0070] In operation 213, a subtractor 263 determines the number of bits b_5

29

remaining after encoding of the innovation codebook, using the following relation:

$$b_5 = b_4 - \sum_{n=0}^{N-1} b_{FCBn}. {5}$$

[0071] Ideally, after encoding of the innovation codebook, the number of remaining bits b_5 is equal to zero. However, it may not be possible to achieve this result because the granularity of the innovation codebook index is greater than 1 (usually 2-3 bits). Consequently, a small number of bits often remain unemployed after encoding of the innovation codebook.

Operation 214

[0072] In operation 214, a bit allocator 264 assigns the unemployed bit-budget (number of bits) b_5 to increase the bit-budget of one of the CELP core module parts (CELP core module first parts) except of the innovation codebook. For example, the unemployed bit-budget b_5 can be used to increase the bit-budget b_{LPC} obtained from the ROM tables 258, using the following relation:

$$b'_{LPC} = b_{LPC} + b_5. (6)$$

[0073] The unemployed bit-budget b_5 may also be used to increase the bit-budget of other CELP core module first parts, for example the bit-budgets b_{ACBn} or b_{Gn} .

Also, the unemployed bit-budget b_5 , when greater than 1 bit, can be redistributed between two or even more CELP core module first parts. Alternatively, the unemployed bit-budget b_5 can be used to transmit FEC information (if not already counted in the supplementary codec modules), for example a signal class (See Reference [2]).

High bit rate CELP

[0074] Traditional CELP has limitations of scalability and complexity when it is used at high bit rates. To overcome these limitations, the CELP model can be extended by a special transform-domain codebook as described in References [3] and [4]. In contrast to traditional CELP where the excitation is composed from the adaptive and the innovation excitation contributions only, the extended model introduces a third part of the excitation, namely a transform-domain excitation contribution. The additional transform-domain codebook usually comprises a pre-emphasis filter, a time-domain to frequency-domain transformation, a vector quantizer, and a transform-domain gain. In the extended model, a substantial number (at least tens) of bits is assigned to the vector quantizer in every sub-frame.

In high bit rate CELP, bit-budget is allocated to the CELP core module parts using the procedure as described above. Following this procedure, the sum of the bit-budgets b_{FCBn} for encoding the innovation codebook in the N sub-frames should be equal or approach bit-budget b_4 . In the high bit rate CELP, the bit-budgets b_{FCBn} are usually modest, and the number of unemployed bits b_5 is relatively high and is used to encode the transform-domain codebook parameters.

[0076] First, the sum of the bit-budget b_{TDGn} for encoding the transform-domain gain in the N sub-frames and eventually the bit-budget of other transform-domain codebook parameters except the bit-budget for the vector quantizer are

31

subtracted from the unemployed bit-budget b_5 , using the following relation:

$$b_7 = b_5 - \sum_{n=0}^{N-1} b_{TDGn} - \dots {7}$$

[0077] Then, the remaining bit-budget (number of bits) b_7 is allocated to the vector quantizer within the transform-domain codebook and distributed among all sub-frames. The bit-budget (number of bits) by sub-frame of the vector quantizer is denoted as b_{VQn} . Depending on the vector quantizer being used (for example an AVQ quantizer as used in EVS), the quantizer does not consume all of the allocated bit-budget b_{VQn} leaving a small variable number of bits available in each sub-frame. These bits are floating bits employed in the following sub-frame within the same frame. For a better effectiveness of the transform-domain codebook, a slightly higher (larger) bit-budget (number of bits) is allocated to the vector quantizer in the first sub-frame. An example of implementation is given in the following pseudocode:

```
\begin{split} b_{mp} = & \lfloor b_7 \, / \, N \, \rfloor \\ \text{for ( n = 0; n < N; n++ )} \\ \{ & b_{VQn} = b_{tmp} \\ \} \\ b_{VQ0} = b_{tmp} + (b_7 - N^* b_{tmp}) \end{split}
```

[0078] where $\lfloor x \rfloor$ denotes the largest integer less than or equal to x and N is the number of sub-frames in one frame. Bit-budget (number of bits) b_7 is distributed equally between all the sub-frames while the bit-budget for the first sub-frame is eventually slightly increased by up to N-1 bits. Consequently, in high bit rate CELP, there are no remaining bits after this operation.

32

Other aspects related to the extended EVS codec

[0079] In many instances, there are more than one alternative for encoding a given CELP core module part. In complex codecs like EVS several different techniques are available for encoding a given CELP core module part and the selection of one technique is usually made on the basis of the CELP core module bit rate (the core module bit rate corresponds to the bit-budget b_{core} of the CELP core module multiplied by number of frames per second). An example is gain quantization where there are three (3) different techniques available in the EVS codec as described in Reference [2], Generic Coding (GC) mode:

- a vector quantizer based on sub-frame prediction (GQ1; used at core bit rates equal or below 8.0 kbps);
- a memory-less vector quantizer of adaptive and innovation gains (GQ2; used at core bit rates higher than 8 kbps and lower or equal to 32 kbps); and
- two scalar quantizers (GQ3; used at core bit rates higher than 32 kbps).

[0080] Also, at a constant codec total bit rate b_{total} , different techniques for encoding and quantizing a given CELP core module part can be switched on a frame by frame basis depending on the CELP core module bit rate. An example is parametric stereo coding mode at 48 kbps, in which different gain quantizers (See Reference [2]) are used in different frames as shown in Table 5 below:

Table 5

Example usage of different gain quantizers in the extended EVS codec

with fluctuating core bit rate								
frame #	k	k+1	k+2	k+3	k+4	k+5	k+6	
core bit rate	35.20 kbps	38.05 kbps	31.35 kbps	32.00 kbps	32.45 kbps	34.30 kbps	33.60 kbps	
gain quantizer	GQ3	GQ3	GQ2	GQ2	GQ3	GQ3	GQ3	

[0081] It is also interesting to note that there can be different bit-budget allocations for a given CELP core module bit rate depending on the codec configuration. As an example, encoding of the primary channel in EVS-based TD stereo coding mode works, in a first scenario, at a total codec bit rate of 16.4 kbps and, in a second scenario, at a total codec bit rate of 24.4 kbps. There can happen in both scenarios that the CELP core module bit rate is the same even though the total codec bit rate is different. But a different codec configuration can lead to a different bit-budget distribution.

In the EVS-based stereo framework, the different codec configurations between 16.4 kbps and 24.4 kbps is related to a different CELP core internal sampling rate which is 12.8 kHz at 16.4 kbps and 16 kHz at 24.4 kbps, respectively. Thus CELP core module coding with four (4), respectively five (5) sub-frames is employed and a corresponding bit-budget distribution is used. Below are shown these differences between the two mentioned total codec bit rates (one value per table cell corresponds to one parameter per frame while more values correspond to parameters per sub-frames).

Table 6

Bit-budget comparison for same core bit rate at two different total bit rates.						
total bit rate	16.4 kbps	24.40 kbps				

core bit rate	13.30 kbps	13.30 kbps	
core module part	bit-budget [bits]	bit-budget [bits]	
Signaling	7	9	
LPCQ	36	42	
	5	5	
ACBQ	10+6+10+6	10+6+10+6+6	
FCBQ	43+36+36+36	26+26+26+26+26	
GQ	5	5	
	6+6+6+6	6+6+6+6+6	
ACB low-pass filtering flag	1+1+1+1	1+1+1+1+1	
FEC	2	2	
Total	266	266	

[0083] Accordingly, the above table shows that there can be different bit-budget distributions for the same core bit rate at different codec total bit rates.

Encoder process flow

[0084] When the supplementary codec modules comprises a stereo module and a BWE module, the flow of the encoder process may be as follows:

- Stereo side (or secondary channel) information is encoded and the bit-budget allocated thereto is subtracted from the codec total bit-budget. Codec signaling bits are also subtracted from the total bit-budget.
- The bit-budget for encoding the BWE supplementary module is then set based on the codec total bit-budget minus the stereo module and codec signaling bit-budgets.

WO 2019/056108

35

PCT/CA2018/051176

- The BWE bit-budget is subtracted from the codec total bit-budget minus the "stereo supplementary module" and "codec signaling" bit-budgets.
- The above-described procedure for allocating the core module bit-budget is performed.
- CELP core module is encoded.
- BWE supplementary module is encoded.

<u>Decoder</u>

[0085] The CELP core module bit rate is not directly signaled in the bit-stream but is computed at the decoder based on the bit-budgets of the supplementary codec modules. In the example of implementation comprising stereo and BWE supplementary modules, the following procedure could be followed:

- Codec signaling is written/read to/from the bit-stream.
- Stereo side (or secondary channel) information is written/read to/from the bitstream. The bit-budget for coding the stereo side information fluctuates and depends on the stereo side signaling and on the technique used for coding. Basically (a) in parametric stereo the arithmetic coder and the stereo side signaling determines when to stop the writing/reading of the stereo side information while (b) in time-domain stereo coding the mixing factor and coding mode determine the bit-budget of the stereo side information.
- The bit-budgets for codec signaling and the stereo side information are

36

subtracted from the codec total bit-budget.

Then, the bit-budget for the BWE supplementary module is also subtracted from the codec total bit-budget. The BWE bit-budget granularity is usually small: a) there is only one bit rate per audio bandwidth (WB/SWB/FB) and the bandwidth information is transmitted as part of the codec signaling in the bit-stream, or b) the bit-budget for a particular bandwidth may have a certain granularity and the BWE bit-budget is determined from the codec total bit-budget minus the stereo module bit-budget. In an illustrative embodiment, for instance the SWB time-domain BWE may have a bit rate of 0.95 kbps, 1.6 kbps or 2.8 kbps depending on the codec total bit rate minus the stereo module bit rate.

[0086] What remains is the CELP core bit-budget b_{core} , which is an input parameter to the bit-budget allocation procedure described in the foregoing description. The same allocation is called for at the CELP encoder (just after preprocessing) and at the CELP decoder (at the beginning of CELP frame decoding).

[0087] The following is a C-code excerpt from an extended EVS-based codec for Generic Coding bit-budget allocation, given by way of example only.

```
void config_acelp1(
  * /
  const int core_brate_inp,
                     /* i : core bit rate
                                                 */
 ACELP_config *acelp_cfg, /* i : ACELP bit allocation
                                                 */
                      /* i : number of signaling bits
  const short signaling_bits,
                                                 */
  short *nBits_es_Pred,
                      /* o : number of bits for Es_pred Q
                                                 */
                      /* o : number of unused bits
  short *unbits
                                                 */
)
 /*----*
```

```
* Find intermediate bit rate
*----*/
i = 0;
while( i < SIZE_BRATE_INTERMED_TBL )</pre>
   if( core_brate_inp < brate_intermed_tbl[i] )</pre>
   {
     break;
   }
   i++;
}
core_brate = brate_intermed_tbl[i];
/*----*
* ACELP bit allocation
*----*/
/* Set the bit-budget */
bits = (short) (core_brate_inp / 50);
/* Subtract core module signaling bits */
bits -= signaling_bits;
/*----*
* LPCQ bit-budget
*----*/
/* LSF Q bit-budget */
acelp_cfg->lsf_bits = LSF_bits_tbl[ALLOC_IDX(core_brate)];
if( total_brate <= 9600 )</pre>
   acelp_cfg->lsf_bits = 31;
else if( total_brate <= 20000 )</pre>
  acelp_cfg->lsf_bits = 36;
}
```

```
else
   acelp_cfg->lsf_bits = 41;
}
bits -= acelp_cfg->lsf_bits;
/* mid-LSF Q bit-budget */
acelp_cfg->mid_lsf_bits = mid_LSF_bits_tbl[ALLOC_IDX(core_brate)];
bits -= acelp_cfg->mid_lsf_bits;
/*----*
/* gain Q bit-budget - part 1 */
 *----*
*nBits_es_Pred = Es_pred_bits_tbl[ALLOC_IDX(core_brate)];
bits -= *nBits_es_Pred;
/*-----*
* Supplementary information for FEC
*----*/
acelp_cfg->FEC_mode = 0;
if( core_brate >= ACELP_11k60 )
   acelp_cfg->FEC_mode = 1;
   bits -= FEC_BITS_CLS;
   if( total_brate >= ACELP_16k40 )
      acelp_cfg->FEC_mode = 2;
      bits -= FEC_BITS_ENR;
   }
   if( total_brate >= ACELP_32k )
      acelp_cfg->FEC_mode = 3;
      bits -= FEC_BITS_POS;
   }
}
```

```
/*----*
* LP filtering of the adaptive excitation
*----*/
if( core_brate < ACELP_11k60 )</pre>
   acelp_cfg->ltf_mode = LOW_PASS;
else if( core_brate >= ACELP_11k60 )
   acelp_cfg->ltf_mode = NORMAL_OPERATION;
   bits -= nb_subfr;
}
else
{
   acelp_cfg->ltf_mode = FULL_BAND;
/*----*
* pitch, innovation, gains bit-budget
*-----*/
acelp_cfg->fcb_mode = 0;
/* pitch Q & gain Q bit-budget - part 2*/
for( i=0; i<nb_subfr; i++ )</pre>
{
   acelp_cfg->pitch_bits[i] = ACB_bits_tbl[ALLOC_IDX(core_brate,i)];
   acelp_cfg->gains_mode[i] = gain_bits_tbl[ALLOC_IDX(core_brate,i)];
   bits -= acelp_cfg->pitch_bits[i];
   bits -= acelp_cfg->gains_mode[i];
}
/* innovation codebook bit-budget */
if( core_brate_inp >= MIN_BRATE_AVQ_EXC )
{
   for( i=0; i<nb_subfr; i++ )</pre>
      acelp_cfg->fixed_cdk_index[i]=FCB_bits_tbl[ALLOC_IDX(core_brate,
      i)];
```

```
bits -= acelp_cfg->fixed_cdk_index[i];
}
else
{
   acelp_cfg->fcb_mode = 1;
      acelp_FCB_allocator( &bits, acelp_cfg->fixed_cdk_index, nb_subfr,
      tc_subfr, fix_first );
}
/* AVQ codebook */
if( core_brate_inp >= MIN_BRATE_AVQ_EXC )
{
   for( i=0; i<nb_subfr; i++ )</pre>
      bits -= G_AVQ_BITS;
    }
      if(core_brate_inp>=MIN_BRATE_AVQ_EXC &&
      core_brate_inp<=MAX_BRATE_AVQ_EXC_TD )</pre>
    {
       /* harmonicity flag ACELP AVQ */
      bits--;
    }
   bit_tmp = bits / nb_subfr;
    set_s( acelp_cfg->AVQ_cdk_bits, bit_tmp, nb_subfr );
   bits -= bit_tmp * nb_subfr;
   bit_tmp = bits % nb_subfr;
   acelp_cfg->AVQ_cdk_bits[0] += bit_tmp;
   bits -= bit_tmp;
}
/*-----*
* unemployed bits handling
*----*/
acelp_cfg->ubits = 0;
                              /* unused bits */
```

41

```
if( bits > 0 )
{
    /* increase LPCQ bits */
    acelp_cfg->lsf_bits += bits;

    if( acelp_cfg->lsf_bits > 46 )
    {
        acelp_cfg->ubits = acelp_cfg->lsf_bits - 46;
        acelp_cfg->lsf_bits = 46;
    }
}

return;
}
```

[0088] Figure 3 is a simplified block diagram of an example configuration of hardware components forming the bit-budget allocating device and implementing the bit-budget allocating method.

[0089] The bit-budget allocating device may be implemented as a part of a mobile terminal, as a part of a portable media player, or in any similar device. The bit-budget allocating device (identified as 300 in Figure 3) comprises an input 302, an output 304, a processor 306 and a memory 308.

[0090] The input 302 is configured to receive for example the codec total bit-budget b_{total} (Figure 2). The output 304 is configured to supply the various allocated bit-budgets. The input 302 and the output 304 may be implemented in a common module, for example a serial input/output device.

[0091] The processor 306 is operatively connected to the input 302, to the output 304, and to the memory 308. The processor 306 is realized as one or more processors for executing code instructions in support of the functions of the various

42

modules of the bit-budget allocating device of Figure 2.

[0092] The memory 308 may comprise a non-transient memory for storing code instructions executable by the processor 306, specifically a processor-readable memory comprising non-transitory instructions that, when executed, cause a processor to implement the operations and modules of the bit-budget allocating method and device of Figure 2. The memory 308 may also comprise a random access memory or buffer(s) to store intermediate processing data from the various functions performed by the processor 306.

[0093] Those of ordinary skill in the art will realize that the description of the bit-budget allocating method and device are illustrative only and are not intended to be in any way limiting. Other embodiments will readily suggest themselves to such persons with ordinary skill in the art having the benefit of the present disclosure. Furthermore, the disclosed bit-budget allocating method and device may be customized to offer valuable solutions to existing needs and problems related to allocation or distribution of bit-budget.

[0094] In the interest of clarity, not all of the routine features of the implementations of the bit-budget allocating method and device are shown and described. It will, of course, be appreciated that in the development of any such actual implementation of the bit-budget allocating method and device, numerous implementation-specific decisions may need to be made in order to achieve the developer's specific goals, such as compliance with application-, system-, network-and business-related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the field of sound processing having the benefit of the present disclosure.

43

[0095] In accordance with the present disclosure, the modules, processing operations, and/or data structures described herein may be implemented using various types of operating systems, computing platforms, network devices, computer programs, and/or general purpose machines. In addition, those of ordinary skill in the art will recognize that devices of a less general purpose nature, such as hardwired devices, field programmable gate arrays (FPGAs), application specific integrated circuits (ASICs), or the like, may also be used. Where a method comprising a series of operations and sub-operations is implemented by a processor, computer or a machine and those operations and sub-operations may be stored as a series of non-transitory code instructions readable by the processor, computer or machine, they may be stored on a tangible and/or non-transient medium.

[0096] Modules of the bit-budget allocating method and device as described herein may comprise software, firmware, hardware, or any combination(s) of software, firmware, or hardware suitable for the purposes described herein.

[0097] In the bit-budget allocating method as described herein, the various operations and sub-operations may be performed in various orders and some of the operations and sub-operations may be optional.

[0098] Although the present, foregoing disclosure is made by way of non-restrictive, illustrative embodiments, these embodiments may be modified at will within the scope of the appended claims without departing from the spirit and nature of the present disclosure.

REFERENCES

The following references are referred to in the present specification and the full contents thereof are incorporated herein by reference.

- [1] ITU-T Recommendation G.718: "Frame error robust narrowband and wideband embedded variable bit-rate coding of speech and audio from 8-32 kbps," 2008.
- [2] 3GPP Spec. TS 26.445: "Codec for Enhanced Voice Services (EVS). Detailed Algorithmic Description," v.12.0.0, Sep. 2014.
- [3] B. Bessette, "Flexible and scalable combined innovation codebook for use in CELP coder and decoder," US Patent 9,053,705, June 2015.
- [4] V. Eksler, "Transform-Domain Codebook in a CELP Coder and Decoder," US Patent Publication 2012/0290295, November 2012, and US Patent 8,825,475, September 2014.
- [5] F. Baumgarte, C. Faller, "Binaural cue coding Part I: Psychoacoustic fundamentals and design principles," IEEE Trans. Speech Audio Processing, vol. 11, pp. 509-519, Nov. 2003.
- [6] Tommy Vaillancourt, "Method and system using a long-term correlation difference between left and right channels for time domain down mixing a stereo sound signal into primary and secondary channels," PCT Application WO2017/049397A1.

45

WHAT IS CLAIMED IS:

1. A method of allocating a bit-budget to a plurality of first parts of a CELP core module of an encoder for encoding a sound signal, comprising:

storing bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts;

determining a CELP core module bit rate;

selecting one of the intermediate bit rates based on the determined CELP core module bit rate; and

allocating to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.

- 2. The bit-budget allocating method according to claim 1, wherein the CELP core module comprises a second part, and wherein the bit-budget allocating method comprises allocating to the second CELP core module part a bit-budget remaining after allocating to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.
- 3. The bit-budget allocating method according to claim 1 or 2, wherein the first CELP core module parts comprise at least one of LP filter coefficients, a CELP adaptive codebook, a CELP adaptive codebook gain and a CELP innovation codebook gain.
- 4. The bit-budget allocating method according to claim 2 or 3, wherein the second CELP core module part comprises a CELP innovation codebook.

- 5. The bit-budget allocating method according to any one of claims 1 to 4, wherein selecting one of the intermediate bit rates comprises selecting a nearest higher one of the intermediate bit rates to the CELP core module bit rate.
- 6. The bit-budget allocating method according to any one of claims 1 to 4, wherein selecting one of the intermediate bit rates comprises selecting a nearest lower one of the intermediate bit rates to the CELP core module bit rate.
- 7. The bit-budget allocating method according to any one of claims 2 to 6, comprising distributing the second CELP core module part bit-budget between all subframes of successive frames of the sound signal.
- 8. A method for encoding a sound signal using a CELP core module and supplementary codec modules, comprising:

allocating a bit-budget to the supplementary codec modules;

subtracting, from a total codec bit-budget, the supplementary codec modules bit-budget to determine a CELP core module bit-budget; and

using the method according to any one of claims 1 to 7, allocating the CELP core module bit-budget to the first CELP core module parts wherein the CELP core module bit rate is determined on the basis of the CELP core module bit-budget.

9. A method for encoding a sound signal using a CELP core module and supplementary codec modules, comprising:

allocating a first bit-budget to codec signaling;

allocating a second bit-budget to the supplementary codec modules;

subtracting, from a total codec bit-budget, the first and second bit-budgets to determine a CELP core module bit-budget; and

47

using the method according to any one of claims 1 to 7, allocating the CELP core module bit-budget to the first CELP core module parts wherein the CELP core module bit rate is determined on the basis of the CELP core module bit-budget.

10. The method for encoding a sound signal according to claim 8 or 9, wherein determining the CELP core module bit rate comprises:

allocating a bit-budget to CELP core module signaling; and

subtracting, from the CELP core module bit-budget, the CELP core module signaling bit-budget to determine a bit-budget for the CELP core module parts used in determining the CELP core module bit rate.

- 11. The method for encoding a sound signal according to any one of claims 8 to 10, wherein the supplementary codec modules comprises at least one of a stereo module and a bandwidth extension module.
- 12. The method for encoding a sound signal according to any one of claims 8 to 11, comprising determining an unemployed bit-budget including subtracting from the total codec bit-budget (a) the bit-budget allocated to the supplementary codec modules, (b) the bit-budgets allocated to the first CELP core module parts, and (c) the bit-budget allocated to the second CELP core module part.
- 13. The method for encoding a sound signal according to claim 12, comprising allocating the unemployed bit-budget to encoding of at least one of the first CELP core module parts.
- 14. The method for encoding a sound signal according to claim 12, comprising allocating the unemployed bit-budget to encoding of a transform-domain codebook.

48

- 15. The method for encoding a sound signal according to claim 14, wherein allocating the unemployed bit-budget to encoding of the transform-domain codebook comprises allocating a first part of the unemployed bit-budget to transform-domain parameters, and allocating a second part of the unemployed bit-budget to a vector quantizer within the transform-domain codebook.
- 16. The method for encoding a sound signal according to claim 15, comprising distributing the second part of the unemployed bit-budget among all sub-frames of a frame of the sound signal.
- 17. The method for encoding a sound signal according to claim 16 wherein a highest bit-budget is allocated to a first sub-frame of the frame.
- 18. A method for encoding a sound signal using a CELP core module and at least one supplementary codec module, wherein the CELP core module comprises a plurality of CELP core module parts, and wherein a variable bit-budget is allocated to the CELP core module, comprising:

allocating the variable CELP core module bit-budget to the CELP core module parts using the method according to any one of claims 1 to 7.

- 19. A device for allocating a bit-budget to a plurality of first parts of a CELP core module of an encoder for encoding a sound signal, comprising:
- a memory for storing bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts;
 - a calculator of a CELP core module bit rate;
- a selector of one of the intermediate bit rates based on the CELP core module bit rate; and

an allocator of the respective bit-budgets assigned by the bit-budget allocation tables, for the selected intermediate bit rate, to the first CELP core module parts.

- 20. The bit-budget allocating device according to claim 19, wherein the CELP core module comprises a second part, and wherein the bit-budget allocating device comprises an allocator to the second CELP core module part of a bit-budget remaining after allocating to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.
- 21. The bit-budget allocating device according to claim 19 or 20, wherein the first CELP core module parts comprise at least one of LP filter coefficients, a CELP adaptive codebook, a CELP adaptive codebook gain and a CELP innovation codebook gain.
- 22. The bit-budget allocating device according to claim 20 or 21, wherein the second CELP core module part comprises a CELP innovation codebook.
- 23. The bit-budget allocating device according to any one of claims 19 to 22, wherein the selector selects a nearest higher one of the intermediate bit rates to the CELP core module bit rate.
- 24. The bit-budget allocating device according to any one of claims 19 to 22, wherein the selector selects a nearest lower one of the intermediate bit rates to the CELP core module bit rate.
- 25. The bit-budget allocating device according to any one of claims 20 to 24, wherein the second CELP core module part bit-budget allocator distributes the second

CELP core module part bit-budget between all sub-frames of successive frames of the sound signal.

- 26. A device for encoding a sound signal using a CELP core module and supplementary codec modules, comprising:
- at least one counter of the bit-budget used by the supplementary codec modules;
- a subtractor of the supplementary codec modules bit-budget from a total codec bit-budget to determine a CELP core module bit-budget; and
- a device according to any one of claims 19 to 25, for allocating the CELP core module bit-budget to the first CELP core module parts wherein the calculator uses the CELP core module bit-budget to determine the CELP core module bit rate.
- 27. A device for encoding a sound signal using a CELP core module and supplementary codec modules, comprising:
 - a counter of a first bit-budget used for codec signaling;
- at least one counter of a second bit-budget used by the supplementary codec modules;
- a subtractor of the first and second bit-budgets from a total codec bit-budget to determine a CELP core module bit-budget; and
- a device according to any one of claims 19 to 25, for allocating the CELP core module bit-budget to the first CELP core module parts wherein the calculator uses the CELP core module bit-budget to determine the CELP core module bit rate.
- 28. The device for encoding a sound signal according to claim 26 or 27, wherein the calculator of the CELP core module bit rate comprises:
 - a counter of a bit-budget used for CELP core module signaling; and

51

a subtractor of the CELP core module signaling bit-budget from the CELP core module bit-budget to determine a bit-budget for the CELP core module parts used in determining the CELP core module bit rate.

- 29. The device for encoding a sound signal according to any one of claims 26 to 28, wherein the supplementary codec modules comprises at least one of a stereo module and a bandwidth extension module.
- 30. The device for encoding a sound signal according to any one of claims 26 to 29 comprising, for determining an unemployed bit-budget, a subtractor of (a) the bit-budget allocated to the supplementary codec modules, (b) the bit-budgets allocated to the first CELP core module parts, and (c) the bit-budget allocated to the second CELP core module part from the total codec bit-budget.
- 31. The device for encoding a sound signal according to claim 30, comprising an allocator of the unemployed bit-budget to encoding of at least one of the first CELP core module parts.
- 32. The device for encoding a sound signal according to claim 30, comprising an allocator of the unemployed bit-budget to encoding of a transform-domain codebook.
- 33. The device for encoding a sound signal according to claim 32, wherein the allocator of the unemployed bit-budget to encoding of the transform-domain codebook allocates a first part of the unemployed bit-budget to transform-domain parameters, and allocates a second part of the unemployed bit-budget to a vector quantizer within the transform-domain codebook.

- 34. The device for encoding a sound signal according to claim 33, wherein the allocator of the unemployed bit-budget to encoding of the transform-domain codebook distributes the second part of the unemployed bit-budget among all sub-frames of a frame of the sound signal.
- 35. The device for encoding a sound signal according to claim 34 wherein the allocator of the unemployed bit-budget to encoding of the transform-domain codebook allocates a highest bit-budget to a first sub-frame of the frame.
- 36. A device for encoding a sound signal using a CELP core module and at least one supplementary codec module, wherein the CELP core module comprises a plurality of CELP core module parts, and wherein a variable bit-budget is allocated to the CELP core module, comprising:

a device for allocating the variable CELP core module bit-budget to the CELP core module parts using the device according to any one of claims 19 to 25.

37. A device for allocating a bit-budget to a plurality of first parts of a CELP core module of an encoder for encoding a sound signal, comprising:

at least one processor; and

a memory coupled to the processor and comprising non-transitory instructions that when executed cause the processor to:

store bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts;

determine a CELP core module bit rate;

select one of the intermediate bit rates based on the determined CELP core module bit rate; and

allocate to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.

38. A device for allocating a bit-budget to a plurality of first parts of a CELP core module of an encoder for encoding a sound signal, comprising:

at least one processor; and

a memory coupled to the processor and comprising non-transitory instructions that when executed cause the processor to implement:

bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts;

a calculator of a CELP core module bit rate;

a selector of one of the intermediate bit rates based on the CELP core module bit rate; and

an allocator of the respective bit-budgets assigned by the bit-budget allocation tables, for the selected intermediate bit rate, to the first CELP core module parts.

39. A method of allocating a bit-budget to a plurality of first parts of a CELP core module of a decoder for decoding the sound signal, comprising:

storing bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts;

determining a CELP core module bit rate;

selecting one of the intermediate bit rates based on the determined CELP core module bit rate; and

54

allocating to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.

- 40. The bit-budget allocating method according to claim 39, wherein the CELP core module comprises a second part, and wherein the bit-budget allocating method comprises allocating to the second CELP core module part a bit-budget remaining after allocating to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.
- 41. The bit-budget allocating method according to claim 39 or 40, wherein the first CELP core module parts comprise at least one of LP filter coefficients, a CELP adaptive codebook, a CELP adaptive codebook gain and a CELP innovation codebook gain.
- 42. The bit-budget allocating method according to claim 40 or 41, wherein the second CELP core module part comprises a CELP innovation codebook.
- 43. The bit-budget allocating method according to any one of claims 39 to 42, wherein selecting one of the intermediate bit rates comprises selecting a nearest higher one of the intermediate bit rates to the CELP core module bit rate.
- 44. The bit-budget allocating method according to any one of claims 39 to 42, wherein selecting one of the intermediate bit rates comprises selecting a nearest lower one of the intermediate bit rates to the CELP core module bit rate.
- 45. The bit-budget allocating method according to any one of claims 40 to 44, comprising distributing the second CELP core module part bit-budget between all subframes of successive frames of the sound signal.

46. A method for decoding a sound signal using a CELP core module and supplementary codec modules, comprising:

allocating a bit-budget to the supplementary codec modules;

subtracting, from a total codec bit-budget, the supplementary codec modules bit-budget to determine a CELP core module bit-budget; and

using the method according to any one of claims 39 to 45, allocating the CELP core module bit-budget to the first CELP core module parts wherein the CELP core module bit rate is determined on the basis of the CELP core module bit-budget.

47. A method for decoding a sound signal using a CELP core module and supplementary codec modules, comprising:

allocating a first bit-budget to codec signaling;

allocating a second bit-budget to the supplementary codec modules;

subtracting, from a total codec bit-budget, the first and second bit-budgets to determine a CELP core module bit-budget; and

using the method according to any one of claims 39 to 45, allocating the CELP core module bit-budget to the first CELP core module parts wherein the CELP core module bit rate is determined on the basis of the CELP core module bit-budget.

48. The method for decoding a sound signal according to claim 46 or 47, wherein determining the CELP core module bit rate comprises:

allocating a bit-budget to CELP core module signaling; and

subtracting, from the CELP core module bit-budget, the CELP core module signaling bit-budget to determine a bit-budget for the CELP core module parts used in determining the CELP core module bit rate.

56

- 49. The method for decoding a sound signal according to any one of claims 46 to 48, wherein the supplementary codec modules comprises at least one of a stereo module and a bandwidth extension module.
- 50. The method for decoding a sound signal according to any one of claims 46 to 49, comprising determining an unemployed bit-budget including subtracting from the total codec bit-budget (a) the bit-budget allocated to the supplementary codec modules, (b) the bit-budgets allocated to the first CELP core module parts, and (c) the bit-budget allocated to the second CELP core module part.
- 51. The method for decoding a sound signal according to claim 50, comprising allocating the unemployed bit-budget to at least one of the first CELP core module parts.
- 52. The method for decoding a sound signal according to claim 50, comprising allocating the unemployed bit-budget to a transform-domain codebook.
- 53. The method for decoding a sound signal according to claim 52, wherein allocating the unemployed bit-budget to the transform-domain codebook comprises allocating a first part of the unemployed bit-budget to transform-domain parameters, and allocating a second part of the unemployed bit-budget to a vector quantizer within the transform-domain codebook.
- 54. The method for decoding a sound signal according to claim 53, comprising distributing the second part of the unemployed bit-budget among all sub-frames of a frame of the sound signal.

57

- 55. The method for decoding a sound signal according to claim 54 wherein a highest bit-budget is allocated to a first sub-frame of the frame.
- 56. A method for decoding a sound signal using a CELP core module and at least one supplementary codec module, wherein the CELP core module comprises a plurality of CELP core module parts, and wherein a variable bit-budget is allocated to the CELP core module, comprising:

allocating the variable CELP core module bit-budget to the CELP core module parts using the method according to any one of claims 39 to 45.

- 57. A device for allocating a bit-budget to a plurality of first parts of a CELP core module of a decoder for decoding the sound signal, comprising:
- a memory for storing bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts;
 - a calculator of a CELP core module bit rate;
- a selector of one of the intermediate bit rates based on the CELP core module bit rate; and

an allocator of the respective bit-budgets assigned by the bit-budget allocation tables, for the selected intermediate bit rate, to the first CELP core module parts.

58. The bit-budget allocating device according to claim 57, wherein the CELP core module comprises a second part, and wherein the bit-budget allocating device comprises an allocator to the second CELP core module part of a bit-budget remaining after allocating to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.

- 59. The bit-budget allocating device according to claim 57 or 58, wherein the first CELP core module parts comprise at least one of LP filter coefficients, a CELP adaptive codebook, a CELP adaptive codebook gain and a CELP innovation codebook gain.
- 60. The bit-budget allocating device according to claim 58 or 59, wherein the second CELP core module part comprises a CELP innovation codebook.
- 61. The bit-budget allocating device according to any one of claims 57 to 60, wherein the selector selects a nearest higher one of the intermediate bit rates to the CELP core module bit rate.
- 62. The bit-budget allocating device according to any one of claims 57 to 60, wherein the selector selects a nearest lower one of the intermediate bit rates to the CELP core module bit rate.
- 63. The bit-budget allocating device according to any one of claims 58 to 62, wherein the second CELP core module part bit-budget allocator distributes the second CELP core module part bit-budget between all sub-frames of successive frames of the sound signal.
- 64. A device for decoding a sound signal using a CELP core module and supplementary codec modules, comprising:
- at least one counter of the bit-budget used by the supplementary codec modules;
- a subtractor of the supplementary codec modules bit-budget from a total codec bit-budget to determine a CELP core module bit-budget; and

a device according to any one of claims 57 to 63, for allocating the CELP core module bit-budget to the first CELP core module parts wherein the calculator uses the CELP core module bit-budget to determine the CELP core module bit rate.

- 65. A device for decoding a sound signal using a CELP core module and supplementary codec modules, comprising:
 - a counter of a first bit-budget used for codec signaling;
- at least one counter of a second bit-budget used by the supplementary codec modules;
- a subtractor of the first and second bit-budgets from a total codec bit-budget to determine a CELP core module bit-budget; and
- a device according to any one of claims 57 to 63, for allocating the CELP core module bit-budget to the first CELP core module parts wherein the calculator uses the CELP core module bit-budget to determine the CELP core module bit rate.
- 66. The device for decoding a sound signal according to claim 64 or 65, wherein the calculator of the CELP core module bit rate comprises:
 - a counter of a bit-budget used for CELP core module signaling; and
- a subtractor of the CELP core module signaling bit-budget from the CELP core module bit-budget to determine a bit-budget for the CELP core module parts used in determining the CELP core module bit rate.
- 67. The device for decoding a sound signal according to any one of claims 64 to 66, wherein the supplementary codec modules comprises at least one of a stereo module and a bandwidth extension module.
- 68. The device for decoding a sound signal according to any one of claims 64 to 67 comprising, for determining an unemployed bit-budget, a subtractor of (a) the bit-

60

budget allocated to the supplementary codec modules, (b) the bit-budgets allocated to the first CELP core module parts, and (c) the bit-budget allocated to the second CELP core module part from the total codec bit-budget.

- 69. The device for decoding a sound signal according to claim 68, comprising an allocator of the unemployed bit-budget to at least one of the first CELP core module parts.
- 70. The device for decoding a sound signal according to claim 68, comprising an allocator of the unemployed bit-budget to a transform-domain codebook.
- 71. The device for decoding a sound signal according to claim 70, wherein the allocator of the unemployed bit-budget to the transform-domain codebook allocates a first part of the unemployed bit-budget to transform-domain parameters, and allocates a second part of the unemployed bit-budget to a vector quantizer within the transform-domain codebook.
- 72. The device for decoding a sound signal according to claim 71, wherein the allocator of the unemployed bit-budget to the transform-domain codebook distributes the second part of the unemployed bit-budget among all sub-frames of a frame of the sound signal.
- 73. The device for decoding a sound signal according to claim 72 wherein the allocator of the unemployed bit-budget to the transform-domain codebook allocates a highest bit-budget to a first sub-frame of the frame.
- 74. A device for decoding a sound signal using a CELP core module and at least one supplementary codec module, wherein the CELP core module comprises a

PCT/CA2018/051176

plurality of CELP core module parts, and wherein a variable bit-budget is allocated to the CELP core module, comprising:

a device for allocating the variable CELP core module bit-budget to the CELP core module parts using the device according to any one of claims 57 to 63.

75. A device for allocating a bit-budget to a plurality of first parts of a CELP core module of a decoder for decoding the sound signal, comprising:

at least one processor; and

a memory coupled to the processor and comprising non-transitory instructions that when executed cause the processor to:

store bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts;

determine a CELP core module bit rate;

select one of the intermediate bit rates based on the determined CELP core module bit rate; and

allocate to the first CELP core module parts the respective bit-budgets assigned by the bit-budget allocation tables for the selected intermediate bit rate.

76. A device for allocating a bit-budget to a plurality of first parts of a CELP core module of a decoder for decoding the sound signal, comprising:

at least one processor; and

a memory coupled to the processor and comprising non-transitory instructions that when executed cause the processor to implement:


62

bit-budget allocation tables assigning, for each of a plurality of intermediate bit rates, respective bit-budgets to the first CELP core module parts;

a calculator of a CELP core module bit rate;

a selector of one of the intermediate bit rates based on the CELP core module bit rate; and

an allocator of the respective bit-budgets assigned by the bit-budget allocation tables, for the selected intermediate bit rate, to the first CELP core module parts.



2/3




FIG. 2




FIG. 3

International application No.

PCT/CA2018/051176

A. CLASSIFICATION OF SUBJECT MATTER IPC: G10L 19/12 (2013.01), G10L 19/038 (2013.01), G10L 19/24 (2013.01), G10L 19/26 (2013.01)

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

PC: G10L 19/12 (2013.01), G10L 19/038 (2013.01), G10L 19/24 (2013.01), G10L 19/26 (2013.01)

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Google Patents

Electronic database(s) consulted during the international search (name of database(s) and, where practicable, search terms used)

Questel Orbit, Canadian Patent Database, IEEE Xplore (bit-budget, bit-rate, bit allocation, table, CELP, codec, variable, enhanced voice service)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2005/0177364 A1 (Jelinek) 11 August 2005 (11-08-2005)	1-7, 18-25, 36-45, 56-63, 74-76
	Paragraphs [0009]-[0013], [0064], [0143]-[0222]; Figure 1	
A	3GPP Specification, TS 26.445, "Codec for Enhanced Voice Services (EVS). Detailed Algorithmic Description", v.14.1.0, June 2017	1-76
	Paragraphs 5.4.3.2.1 (pages 410-411), 6.3.3.2.1 (pages 583-584), 7 (pages 632-638)	
A	US 9,626,973 B2 (Taleb et al.) 18 April 2017 (18-04-2017)	1-76
	Abstract *col. 3, line 4 – col. 5, line 62; col. 9, line 23 – col. 10, line 60; col. 14, line 63 – col. 19, line 51*	

			,	
	Further documents are listed in the continuation of Box C.	V	See patent family annex.	
"E"	filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document referring to an oral disclosure, use, exhibition or other means	"T" "X" "Y"	later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art document member of the same patent family	
Date of the actual completion of the international search 21 November 2018 (21-11-2018)		Date of mailing of the international search report 04 January 2019 (04-01-2019)		
Name and mailing address of the ISA/CA Canadian Intellectual Property Office Place du Portage I, C114 - 1st Floor, Box PCT 50 Victoria Street Gatineau, Quebec K1A 0C9 Facsimile No.: 819-953-2476		Authorized officer Ryan Reynolds (819) 639-8283		

International application No.
PCT/CA2018/051176

C (Continua	tion). DOCUMENTS CONSIDERED TO BE RELEVANT	
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 8,965,775 B2 (Virette et al.) 24 February 2015 (24-02-2015) *whole document*	1-76
A	US 8,825,475 B2 (Eksler) 2 September 2014 (02-09-2014)	1-76
	whole document	

Information on patent family members

International application No.

PCT/CA2018/051176

Patent Document	Publication	Patent Family	Publication
Cited in Search Report	Date	Member(s)	Date
US2005177364A1	11 August 2005 (11-08-2005)	US2005177364A1	11 August 2005 (11-08-2005)
05200317730111	11 1148431 2003 (11 00 2003)	US7657427B2	02 February 2010 (02-02-2010)
		AT505786T	15 April 2011 (15-04-2011)
		AU2003278013A1	04 May 2004 (04-05-2004)
		AU2003278013A8	04 May 2004 (04-05-2004)
		AU2003278014A1	04 May 2004 (04-05-2004)
		AU2003278014A8	04 May 2004 (04-05-2004)
		BR0315179A	23 August 2005 (23-08-2005)
		BR0315216A CA2501368A1	16 August 2005 (16-08-2005) 22 April 2004 (22-04-2004)
		CA2501368C	25 June 2013 (25-06-2013)
		CA2501369A1	22 April 2004 (22-04-2004)
		CN1703736A	30 November 2005 (30-11-2005)
		CN1703737A	30 November 2005 (30-11-2005)
		CN1703737B	15 May 2013 (15-05-2013)
		DE60336744D1	26 May 2011 (26-05-2011)
		EG23923A	30 December 2007 (30-12-2007)
		EP1550108A2	06 July 2005 (06-07-2005)
		EP1554718A2 EP1554718B1	20 July 2005 (20-07-2005) 13 April 2011 (13-04-2011)
		EP1334/18B1 EP1808852A1	18 July 2007 (18-07-2007)
		ES2361154T3	14 June 2011 (14-06-2011)
		JP2006502426A	19 January 2006 (19-01-2006)
		JP2006502427A	19 January 2006 (19-01-2006)
		KR20050049537A	25 May 2005 (25-05-2005)
		KR100711280B1	25 April 2007 (25-04-2007)
		KR20050049538A	25 May 2005 (25-05-2005)
		MY134085A	30 November 2007 (30-11-2007)
		MY138212A RU2005113877A	29 May 2009 (29-05-2009) 10 October 2005 (10-10-2005)
		RU2331933C2	20 August 2008 (20-08-2008)
		RU2005113876A	10 October 2005 (10-10-2005)
		RU2351907C2	10 April 2009 (10-04-2009)
		US2005267746A1	01 December 2005 (01-12-2005)
		US7203638B2	10 April 2007 (10-04-2007)
		WO2004034376A2	22 April 2004 (22-04-2004)
		WO2004034376A3	10 June 2004 (10-06-2004)
		WO2004034379A2	22 April 2004 (22-04-2004)
		WO2004034379A3	23 December 2004 (23-12-2004)
1100/0/07200	10 1 7 2017 (10 04 2017)	1100000000011	22.0.1.1.2000.(22.10.2000)
US9626973B2	18 April 2017 (18-04-2017)	US2008262850A1 US9626973B2	23 October 2008 (23-10-2008) 18 April 2017 (18-04-2017)
		AT518313T	18 April 2017 (18-04-2017) 15 August 2011 (15-08-2011)
		AT5183131 AT521143T	15 August 2011 (15-08-2011) 15 September 2011 (15-09-2011)
		CN101124740A	13 February 2008 (13-02-2008)
		CN101124740B	30 May 2012 (30-05-2012)
		CN101128866A	20 February 2008 (20-02-2008)
		CN101128866B	21 September 2011 (21-09-2011)
		CN101128867A	20 February 2008 (20-02-2008)
		CN101128867B	20 June 2012 (20-06-2012)
		EP1851759A1 EP1851759A4	07 November 2007 (07-11-2007) 25 August 2010 (25-08-2010)
		EP1851759B1	20 June 2012 (20-06-2012)
		EP1851866A1	07 November 2007 (07-11-2007)
		EP1851866A4	19 May 2010 (19-05-2010)
		EP1851866B1	17 August 2011 (17-08-2011)
		EP1856688A1	21 November 2007 (21-11-2007)
		EP1856688A4	28 July 2010 (28-07-2010)
		EP1856688B1	27 July 2011 (27-07-2011)

International application No. PCT/CA2018/051176

		ES2389499T3 JP2008529056A JP4809370B2 JP2008532064A JP5171269B2 US2006195314A1 US7822617B2 US2006246868A1 US7945055B2 WO2006091139A	26 October 2012 (26-10-2012) 31 July 2008 (31-07-2008) 09 November 2011 (09-11-2011) 14 August 2008 (14-08-2008) 27 March 2013 (27-03-2013) 31 August 2006 (31-08-2006) 26 October 2010 (26-10-2010) 02 November 2006 (02-11-2006) 17 May 2011 (17-05-2011) 31 August 2006 (31-08-2006)
		WO2006091150A1 WO2006091150B1 WO2006091151A1 WO2006091151B1	31 August 2006 (31-08-2006) 14 December 2006 (14-12-2006) 31 August 2006 (31-08-2006) 14 December 2006 (14-12-2006)
US8965775B2	24 February 2015 (24-02-2015)	US2012185256A1 US8965775B2 CA2766777A1 CA2766777C CN102511062A CN102511062B EP2452337A1 EP2452337B1 FR2947945A1 KR20120061826A KR101703810B1 WO2011004098A1 ZA201200906B	19 July 2012 (19-07-2012) 24 February 2015 (24-02-2015) 13 January 2011 (13-01-2011) 15 December 2015 (15-12-2015) 20 June 2012 (20-06-2012) 31 July 2013 (31-07-2013) 16 May 2012 (16-05-2012) 29 May 2013 (29-05-2013) 14 January 2011 (14-01-2011) 13 June 2012 (13-06-2012) 16 February 2017 (16-02-2017) 13 January 2011 (13-01-2011) 31 October 2012 (31-10-2012)
US8825475B2	02 September 2014 (02-09-2014)	US2012290295A1 US8825475B2 CA2830105A1 CA2830105C CN103518122A CN103518122B DK2707687T3 EP2707687A1 EP2707687B1 ES2668920T3 HK1191395A1 JP2014517933A JP6173304B2 PT2707687T WO2012151676A1	15 November 2012 (15-11-2012) 02 September 2014 (02-09-2014) 15 November 2012 (15-11-2012) 05 June 2018 (05-06-2018) 15 January 2014 (15-01-2014) 20 April 2016 (20-04-2016) 28 May 2018 (28-05-2018) 19 March 2014 (19-03-2014) 19 November 2014 (19-11-2014) 28 March 2018 (28-03-2018) 23 May 2018 (23-05-2018) 27 January 2017 (27-01-2017) 24 July 2014 (24-07-2014) 02 August 2017 (02-08-2017) 21 May 2018 (21-05-2018) 15 November 2012 (15-11-2012)