

(19) World Intellectual Property Organization  
International Bureau




(43) International Publication Date  
15 August 2002 (15.08.2002)

PCT

(10) International Publication Number  
WO 02/062242 A1

- (51) International Patent Classification<sup>7</sup>: A61B 17/50, B29C 33/42
- (21) International Application Number: PCT/US01/50349
- (22) International Filing Date:  
9 November 2001 (09.11.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
09/715,349 17 November 2000 (17.11.2000) US
- (71) Applicant: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA [US/US]; Fifth Floor, 1111 Franklin Street, Oakland, CA 94607-5200 (US).
- (72) Inventors: LEBOUITZ, Kyle, S.; Apt. 101, 3955 Bigelow Blvd., Pittsburgh, PA 15213 (US). PISANO, Albert, P.; 826 Cherokee Drive, Livermore, CA 94550 (US).
- (74) Agents: WILLIAMS, Gary, S. et al.; Pennie & Edmonds LLP, 1155 Avenue of the Americas, New York, NY 10036 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**  
— with international search report  
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: EPIDERMAL ABRASION DEVICE MOLD, AND METHOD OF FABRICATING SAME



(57) Abstract: A method of forming an injection mold epidermal abrasion device includes depositing molded material on an epidermal abrasion device. The epidermal abrasion device is separated from the mold material to yield a mold (170). An epidermal abrasion device is then formed within the mold. The epidermal abrasion device may include a matrix of isotropically etched sidewalls positioned between wide bases and narrow tips, each isotropically etched structure having a vertical height of at least 20 microns. The matrix of isotropically etched structures may define a matrix of pyramids.



WO 02/062242 A1

## **EPIDERMAL ABRASION DEVICE MOLD, AND METHOD OF FABRICATING SAME**

5 This application claims priority to United States Patent Application Serial No. 09/715,349, which is a continuation-in-part of Serial Number 09/106,991, filed June 29, 1998, now issued as U.S. Patent 6,187,210, which is a continuation-in-part of Serial Number 08/884,867, filed June 30, 1997, now issued as U.S. Patent 5,928,207.

### **BRIEF DESCRIPTION OF THE INVENTION**

10 This invention relates generally to micron-scale epidermal abrasion devices. More particularly, this invention relates to a micron-scale epidermal abrasion device mold that may be used to form low-cost epidermal abrasion devices.

### **BACKGROUND OF THE INVENTION**

15 The biomedical industry seeks to replace stainless steel hypodermic injection needles with needles that have small diameters, sharper tips, and which can provide additional functionality. The advantages of smaller diameters and sharper tips are to minimize pain and tissue damage. Desirable additional functionality for a hypodermic injection needle includes the capability of providing integrated electronics for  
20 chemical concentration monitoring, cell stimulation, and the control of fluid flow, such as through an integrated valve or pump.

Integrated circuit technology and single crystal silicon wafers have been used to produce hypodermic injection needles. A "microhypodermic" injection needle or "microneedle" is described in Lin, et al., "Silicon Processed Microneedle", *Digest of Transducers '93, International Conference on Solid-State Sensors and Actuators*, pp.  
25 237-240, June 1993. Another microneedle is described in Chen and Wise, "A Multichannel Neural Probe for Selective Chemical Delivery at the Cellular Level,"

*Technical Digest of the Solid-State Sensor and Actuator Workshop*, Hilton head Island, S.C., pp. 256-259, June 13-16, 1994. The needles described in these references have common elements since they are both based on the process flow for a multielectrode probe. In particular, both processes rely on heavily boron doped regions to define the shape of the needle and the utilization of ethylenediamine pyrocatechol as an anisotropic etchant.

Lin, et al. describe a fluid passage that is surface micromachined and utilizes a timed etch to thin the wafer such that an approximately 50  $\mu\text{m}$  thick strengthening rib of single crystal silicon remains. In contrast, Chen and Wise bulk micromachine a channel into the microneedle using an anisotropic etch and all of the single crystal silicon comprising the shaft of the needle is heavily boron doped so the timing of the anisotropic etch to form the shape of the needle is less critical.

There are a number of disadvantages associated with these prior art devices. The single crystal silicon strengthening rib in the Lin, et al. microneedle is naturally rough and is difficult to reproduce due to the tight tolerance on the timed etch. The Chen and Wise microneedle results in walls approximately 10  $\mu\text{m}$  or less in thickness and the shape of the fluid channel defines the shape of the silicon comprising the structural portion of the needle. Therefore, small channels lead to thin needles and large channels lead to large needles. This is a problem when a needle with a small channel but large needle cross-section is desired. Often, large needle cross-sections are necessary, such as those 50  $\mu\text{m}$  thick or greater, to obtain a stronger microneedle, but since the fluid flow rate is dependent on the cross-section of the needle, a large needle may not provide the necessary flow resistance. To establish the necessary flow resistance in a large needle cross-section, a complicated nested channel configuration must be fabricated.

The Lin, et al. and Chen and Wise microneedles share the drawback that they rely on the use of boron doping to define the shape of the needle. This requires a long (approximately 8 hours in Chen and Wise; approximately 16 hours in Lin), high temperature (approximately 1150°C) step which is expensive. In addition, the chosen anisotropic etchant is ethylenediamine pyrocatechol, which is a strong carcinogen, making production dangerous and therefore leading to further expenses. Finally, since both of these microneedles utilize an anisotropic etchant to produce the shape of the

microneedle, limitations are placed on the geometry of the needle. For the needle to be “sharpest”, it is preferred for the tip of the needle to originate from a near infinitesimally small point and taper continuously, without step transitions, to the full width of the shaft of the needle. Such a geometry is not possible using the techniques described in Lin, et al. and Chen and Wise. In particular, the needles produced using those techniques have abrupt step transitions, largely attributable to the use of the anisotropic etchant.

Microneedles that do not include a channel are referred to herein as lancets. Lancets may be used to lance the epidermis so that a drop of blood can be sampled. Lancets may also be formed in configurations that allow them be used as blades or scalpels. Such devices can be used for cutting skin, eyes or other tissue in a surgical context. Thus, as used herein, a transdermal probe refers to microneedles, lancets, or blades (scalpels).

An array of microneedles may be formed on a silicon substrate. The array of microneedles can be subsequently used as an “abrader”. That is, the device may be used to abrade the epidermis to facilitate transdermal drug delivery. The problem with forming an abrader from silicon is that it is relatively expensive. Therefore, it would be highly desirable to identify a low cost technique for fabricating an abrader. Ideally, such a technique would rely upon known manufacturing processes and equipment.

## SUMMARY OF THE INVENTION

A method of forming an injection molded epidermal abrasion device includes depositing mold material on an epidermal abrasion device. The epidermal abrasion device is separated from the mold material to yield a mold. An epidermal abrasion device is then formed within the mold. The epidermal abrasion device may include a matrix of isotropically etched structures having isotropically etched sidewalls positioned between wide bases and narrow tips, each isotropically etched structure having a vertical height of at least 20  $\mu\text{m}$ . The matrix of isotropically etched structures may define a matrix of pyramids.

## BRIEF DESCRIPTION OF THE DRAWINGS

For a better understanding of the nature and objects of the invention, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which:

5 FIG. 1 is a perspective view of an isotropically etched probe in accordance with an embodiment of the invention.

FIG. 2 is an enlarged view of the tip of the probe shown in Fig. 1.

FIG. 3 is a top view of the probe shown in Fig. 1.

FIG. 4 is a side view of the probe shown in Fig. 1.

FIG. 5 is a front view of the probe shown in Fig. 1.

10 FIG. 6 is a perspective view of an isotropically and anisotropically etched probe in accordance with an embodiment of the invention.

FIG. 7 is an enlarged view of the tip of the probe shown in Fig. 6.

FIGS. 8a-8e illustrate different etched channels in accordance with embodiments of the invention.

15 FIGS. 9a-9e illustrate the construction of a probe in accordance with a first example of the invention.

FIGS. 10a-10i illustrate the construction of a probe in accordance with a second example of the invention.

20 FIGS. 11a-11L illustrate the construction of a probe in accordance with a third example of the invention.

FIGS. 12a-12L illustrate the construction of a probe in accordance with a fourth example of the invention.

FIGS. 13a-13q' illustrate the construction of a probe in accordance with a fifth example of the invention.

25 FIGS. 14a-14m' illustrate the construction of a probe in accordance with a sixth example of the invention.

FIGS. 15a-15m' illustrate the construction of a probe in accordance with a seventh example of the invention.

30 FIGS. 16a-16o' illustrate the construction of a probe in accordance with an eighth example of the invention.

FIGS. 17a-17f illustrates the construction of a probe in accordance with a ninth example of the invention.

FIGS. 18a-18h illustrate the construction of a probe in accordance with a tenth example of the invention.

FIGS. 19a-19i illustrate the construction of a probe in accordance with an eleventh example of the invention.

5 FIGS. 20a-20f illustrates the construction of a probe in accordance with a twelfth example of the invention.

FIG. 21 illustrates isotropic etchant etch rate of PSG deposited using various phosphine flow rate parameters in accordance with the invention.

10 FIGS. 22A and 22B are perspective views of lancets constructed in accordance with the invention.

FIG. 23 illustrates an abrader constructed in accordance with an embodiment of the invention.

FIG. 24 is an enlarged view of isotropically etched tips associated with the abrader of FIG. 23.

15 FIG. 25a-e illustrates the construction of an abrader with sharp tips in accordance with a thirteenth example of the invention.

FIG. 26a-e illustrates the construction of an abrader with flat tips in accordance with a fourteenth example of the invention.

20 FIG. 27a-e illustrates the construction of an abrader with pyramidal projections in accordance with a fifteenth example of the invention.

FIG. 28 illustrates processing steps associated with forming and utilizing an epidermal abrasion device mold.

FIG. 29 illustrates an epidermal abrasion device mold formed in accordance with an embodiment of the invention.

25 Like reference numerals refer to corresponding parts throughout the several views of the drawings.

### **DETAILED DESCRIPTION OF THE INVENTION**

30 Fig. 1 provides a perspective view of an isotropically etched transdermal probe 20 in accordance with an embodiment of the invention. The probe 20 includes an elongated body 22, formed of single crystal material, preferably silicon, which terminates in a shank end 24. The elongated body 22 has a top, preferably horizontal,

surface 26. In the embodiment of Fig. 1, the top surface 26 has a channel cap 28, including a channel inlet/outlet port 30 and a channel outlet/inlet port 32. As will be shown below, embodiments of the probe of the invention include an integrally formed channel within the elongated body 22. The channel cap 28, which may be formed with polycrystalline silicon, covers the channel. The channel cap inlet port 30 allows fluid to enter the channel and the channel cap outlet port 32 allows fluid to exit the channel. In this configuration, the probe 20 of the invention can be used to deliver or draw fluid from a vessel, such as a living body or a drug container. Embodiments of the probe 20 do not include a channel, such embodiments are useful as lancets, which are used to lance human tissue for the purpose of drawing blood. In other embodiments of the invention, the probe may be used as a blade.

The elongated body 22 also includes a bottom, preferably horizontal, surface 34. Connected between the top surface 26 and bottom surface 34 is a first side wall 36 and a second side wall 38. In the embodiment of Fig. 1, each side wall has a curved shape attributable to an isotropic etch operation, discussed below.

Fig. 2 is an enlarged view of the distal end or tip 40 of the elongated body 22. The figure illustrates the top surface 26, the channel cap 28, the channel cap outlet port 32, the bottom surface 34, the first side wall 36, and the second side wall 38. Observe that the bottom surface 34 converges into the tip 40. In particular, the bottom horizontal surface 34 horizontally converges into the tip 40. Since isotropic etching techniques are used, the tip 40 can be near infinitesimally small.

Fig. 2 also illustrates that the first side wall 36 converges into the tip 40, as does the second side wall 38. In particular, each side wall 36 and 38 horizontally and vertically converges into the tip 40 in a smooth manner, without any step transitions. The first side wall 36 and the second side wall 38 meet one another to form a rib 42, which smoothly extends into the tip 40.

The tip 40 formed in accordance with the present invention is sharper than prior art probes because the processing to form the tip allows for a tip which originates from a nearly infinitesimal point that tapers to the full dimensions of the elongated body 22.

Fig. 3 is a top view of the isotropically etched probe 20. The figure clearly shows the previously described elements, including the shank end 24, the top surface

26, the channel cap 28, the channel cap inlet port 30, the channel cap outlet port 32, the first side wall 36, the second side wall 38, and the tip 40.

Fig. 4 is a side view of the probe 20. The figure shows the shank end 24, the top surface 26, the channel cap 28, the bottom surface 34, the first side wall 36, and the tip 40. Observe the curved surface leading to the tip 40. This smooth surface, without abrupt step transitions is attributable to the isotropic etching operation used in accordance with the invention.

Fig. 5 is a front view of the probe 20. The figure shows the shank end 24, the top surface 26, the channel cap 28, the bottom surface 34. The figure also shows curved side walls 36 and 38. The curved sidewalls avoid abrupt step transitions associated with prior art probes. The curved sidewalls are attributable to the isotropic etching operation of the invention.

Fig. 6 is a perspective view of an isotropically/anisotropically etched probe 50 in accordance with another embodiment of the invention. The probe 50 includes an elongated body 52 which terminates in a shank end 54. The device includes a top horizontal surface 56, which supports a channel cap 58. The channel cap 58 includes a channel cap inlet port 60 and a channel cap outlet port 62. Fig. 6 also shows a first vertical side wall 66, positioned between the top horizontal surface 56 and a bottom horizontal surface 64. A second vertical side wall (not shown) exists on the other side of the device.

Fig. 7 is an enlarged perspective view of the distal end or tip 70 of the elongated body 52. Fig. 7 clearly shows the vertical side wall 66, which stands in contrast to the curved sidewalls of the device of Figs. 1-5. The tip 70 is formed using a combination of isotropic and anisotropic etching. The anisotropic etching provides the vertical side walls, while the isotropic etching provides the smooth transition into the tip 70. The tip has smooth surfaces and otherwise avoids abrupt step transitions between the tip 70 and the cross-sectional area of the elongated body 52.

Figs. 8a-8e illustrate different isotropically and anisotropically etched channels in accordance with different embodiments of the invention. Fig. 8a illustrates an isotropically etched probe 20 with isotropically etched sidewalls 36 and 38. The figure also shows a polysilicon shell 28. Fig. 8b is a similar figure, but shows a channel 72 formed with an anisotropic etch of a (100) silicon wafer. Fig. 8c shows a channel 73



formed with an isotropic etch. Fig. 8d shows a channel 74 isotropically etched with a flat bottom. Finally, Fig. 8e shows a channel 76 which is vertically etched.

As will be demonstrated below, the invention can be implemented using a wide variety of processing techniques. The examples provided herein are for the purpose of illustration. The invention should in no way be construed to be limited to the described examples.


Not only have a large number of processing techniques been used to implement the invention, but a variety of device sizes have also been used. By way of example, the devices of Figs. 8a-8e were implemented as 300  $\mu\text{m}$  wide and 100  $\mu\text{m}$  thick devices. The elongated body 52 of Fig. 6 has been implemented as a 100  $\mu\text{m}$  square cross-sectional device. A vertically etched trench formed through a double sided alignment and etching technique has resulted in 290  $\mu\text{m}$  wide and 100  $\mu\text{m}$  thick devices. Double sided alignment and etching on a standard thickness (500  $\mu\text{m}$ ) wafer has produced devices that are 640  $\mu\text{m}$  wide and 120  $\mu\text{m}$  thick. In general, the invention is implemented with an elongated body that is less than approximately 700  $\mu\text{m}$  wide and less than approximately 200  $\mu\text{m}$  thick. More preferably, the invention is implemented with an elongated body that is less than approximately 300  $\mu\text{m}$  wide and less than approximately 150  $\mu\text{m}$  thick. In the case of a blade, the width of the blade can be approximately 3 mm, and its thickness can be as high as 400  $\mu\text{m}$ .

Advantageously, many of the processing techniques described below use silicon-on-insulator (SOI) wafers. The fabrication of probes using SOI wafers greatly simplifies processing. The type of SOI wafers typically used to fabricate the probes described in the application are comprised of two silicon wafers that are bonded together through an intermediate insulator material, typically silicon dioxide. The top wafer (device wafer) is thinned to the desired thickness of the probe using a combination of grinding and polishing techniques. The role of the bottom wafer (handle wafer) is to provide a strong substrate for easy handling. Since the fabrication of the probe is done solely on the device layer, the purpose of the insulator material is to provide an etch stop to prevent etching into the handle layer.

Suppliers are able to provide SOI wafers with a specified overall thickness, a specified device layer thickness, and a specified thickness of insulating layer. The availability of SOI wafers permits the use of standard integrated circuit processing

equipment since the overall thickness of the wafer is the same as a standard wafer. Also, the thickness of the needles can be better controlled since SOI wafer suppliers are able to guarantee a device layer thickness to within a few micrometers and this thickness is known before processing. Additionally, no wafer thinning steps, which are a common cause of probe thickness variations, beyond those of the SOI wafer supplier are required and no boron doping and EDP is required to define the probe shape. Finally, since the insulating layer provides an etch stop, the timing of the etch is not critical.

The following processing steps have been used, as described below, to construct a variety of devices, in accordance with the invention. Those skilled in the art will appreciate that a variety of modifications on the specified steps are feasible, yet still within the scope of the invention.



**TABLE 1 -- PREFERRED FABRICATION STEPS**

**A. STANDARD WAFER CLEANING**

- Use VLSI lab sink
- Piranha clean (H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub>, 5:1) for 10 minutes
- Two, one minute rinses in de-ionized (DI) water
- Rinse until resistivity of water is > 11 MΩ-cm
- Spin dry
  
- Piranha clean (H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub>, 5:1) for 10 minutes at 120°C
- Rinse in DI water for one minute
- Dip in 25:1 HF until hydrophobic
- Two, one minute rinses in DI water
- Rinse until resistivity of DI water is > 14 MΩ-cm
- Spin Dry

**B. CLEAN WAFERS WITH MINIMAL OXIDE STRIP**

- Use VLSI lab sink

Piranha clean ( $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2$ , 5:1) for 10 minutes  
Rinse in DI water for one minute  
Dip in 25:1 HF briefly until native silicon oxide is removed  
Two, one minute rinses in DI water  
5 Rinse until resistivity of DI water is  $> 14 \text{ M}\Omega\text{-cm}$   
Spin Dry

**C. PARTIALLY CLEAN WAFERS**

Use VLSI lab sink  
10 Piranha clean ( $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2$ , 5:1) for 10 minutes  
Two, one minute rinses in DI water  
Rinse until resistivity of DI water is  $> 11 \text{ M}\Omega\text{-cm}$   
Spin Dry

**15 D. DEPOSIT LOW-STRESS SILICON NITRIDE**

Use a horizontal low pressure chemical vapor deposition reactor  
Target thickness as specified  
Conditions =  $835^\circ\text{C}$ , 140 mTorr, 100 sccm DCS, and 25 sccm  $\text{NH}_3$

**20 E. DEPOSIT PHOSPHOSILICATE GLASS (PSG)**

Use a horizontal low pressure chemical vapor deposition reactor  
Target thickness as specified  
Conditions =  $450^\circ\text{C}$ , 300 mTorr, 60 sccm  $\text{SiH}_4$ , 90 sccm  $\text{O}_2$  and 5.2 sccm  $\text{PH}_3$

**25 G. DENSIFY LPCVD OXIDE**

**F. DEPOSIT LOW TEMPERATURE OXIDE (LTO)**

Use a horizontal low pressure chemical vapor deposition reactor  
Target thickness as specified  
30 Conditions =  $450^\circ\text{C}$ , 300 mTorr, 60 sccm  $\text{SiH}_4$ , and 90 sccm  $\text{O}_2$   
G. DENSIFY LPCVD OXIDE

**G. DENSIFY LPCVD OXIDE**

Use horizontal atmospheric pressure reactor

Conditions = 950°C, N<sub>2</sub>, 1 hour; alternately, 1100°C with a stream environment rather than N<sub>2</sub>

5

**H. PHOTOLITHOGRAPHY**

1. HMDS prime

2. Photoresist coat: Coat 1 μm of Shipley S3813 (thickness may need to be varied depending on topography and thickness of material to be etched) multi-wavelength positive resist

10

3. Expose resist: G-line wafer stepper, standard exposure time

4. Resist develop: Standard develop using Shipley MF319

5. Hard bake for 30 minutes

15

**I. COAT BACKSIDE WITH PHOTORESIST**

1. HMDS prime

2. Photoresist coat: Coat 1 μm of Shipley S3813 (thickness may need to be varied depending on topography and thickness of material to be etched) multi-wavelength positive resist

20

3. Resist develop: Standard develop using Shipley MF 319

4. Hard bake for 30 minutes

**J. OXIDE WET ETCHING**

Use VLSI lab sink

25

Etch in 5:1 BHF until desired amount of oxide has been removed

Two, one minute rinses in DI water

Rinse until resistivity of water is > 11 MΩ-cm

Spin dry

30

**K. RESIST STRIP**

Use lab sink

PRS-2000, heated to 90°C, 10 minutes

Rinse in three baths of DI water, 2 minutes each

**C. PARTIAL CLEAN WAFERS**

**L. NITRIDE ETCH**

5

SF<sub>6</sub>+He plasma etch

Etch until desired amount of nitride has been removed

**M. DEPOSIT UNDOPED POLYSILICON**

Use horizontal low pressure chemical vapor deposition reactor

10

Target thickness as specified

Conditions = 605°C, 555 mTorr, and 125 sccm SiH<sub>4</sub>; alternately,

580°C, 300 mTorr, and 100 sccm SiH<sub>4</sub>

**N. POLYSILICON ETCH**

15

Chlorine plasma etch

Etch until desired amount of polysilicon has been removed

**O. ISOTROPIC SILICON ETCH**

Use lab sink

20

Submerge in silicon etchant (64% HNO<sub>3</sub>/ 33% H<sub>2</sub>O/ 3% NH<sub>4</sub>F) until desired amount of silicon has been removed

Rinse in DI water for 1 hour

(Various concentrations of NH<sub>4</sub>F will work. In addition, there are many isotropic

25

etches involving HF, HNO<sub>3</sub>, and C<sub>2</sub>H<sub>4</sub>O<sub>2</sub> and etches involving HF, HNO<sub>3</sub>, XeF<sub>2</sub>,

SF<sub>6</sub> and H<sub>2</sub>O that may be used in connection with the invention.)

**P. ANISOTROPIC WET ETCH**

30

Use lab sink, heated bath

750 g KOH : 1500 ml H<sub>2</sub>O; many concentrations of KOH may be used to give faster/slower etch rates and higher/lower selectivity of silicon over oxide

Temperature 80°C

**Q. OXIDE REMOVAL WET ETCHING**

Use lab sink

- 5 Etch in diluted HF or buffered HF until desired oxide is removed  
Rinse in deionized water for approximately one hour

**R. NEAR VERTICAL WALLED TRENCH ETCH**

Use inductively coupled plasma etcher

- 10 Advanced silicon etch process  
High plasma density low pressure processing system  
Fluorine plasma  
Etch to desired depth

**S. OXIDE, PSG, AND SILICON NITRIDE ETCH**

Use lab sink

- 15 Concentrated HF dip with surfactant if needed, continue until desired  
sacrificial  
material has been removed  
20 Rinse for 2 minutes in two tanks of DI water  
Rinse for 120 minutes in third tank of DI water

**T. SPUTTER GOLD**

Use low pressure chamber

- 25 Gold target

**U. GOLD ETCH**

Use lab sink

- 30 Aqua reagent etchant or other commercially available gold etchant

**V. WET OXIDATION**

Use horizontal atmospheric pressure reactor

Conditions = Temperature as specified, water vapor environment

**W. BORON DIFFUSION**

Use horizontal atmospheric pressure reactor

5 Solid source boron diffusion

Conditions = Temperature as specified

**X. DEPOSIT *IN SITU* DOPED POLYSILICON**

Use horizontal low pressure chemical vapor deposition reactor

10 Target thickness as specified

Conditions = 610°C and 300 mTorr

**Y. GROW THERMAL OXIDE**

Use horizontal atmospheric pressure reactor

15 Conditions = 1050° C, steam environment

**Z. FUSION BOND WAFERS**

Horizontal atmospheric pressure reactor

20 Conditions = 1100°C, nitrogen environment



**EXAMPLE I**

25 Figs. 9a-9e illustrate the process flow for constructing an isotropically etched probe fabricated on a Silicon On Insulator (SOI) wafer. Fig. 9a illustrates an SOI wafer 90 including an insulator layer 92 sandwiched between a device wafer 94 and a handle wafer 96. The device wafer 94 is formed of single crystal silicon with a thickness of approximately 100 μm. The orientation is (100) or (110). The insulator 92 is thermally grown SiO<sub>2</sub>, which is 1 to 2 μm thick, but may also be silicon nitride and/or chemically deposited oxide. The handle wafer 96 is approximately 500 μm 30 thick single crystal silicon with a (100) orientation. Since the handle wafer 96 is

formed of single crystal silicon it has the same hatching as the device wafer 94, which is also formed of single crystal silicon.

After the wafer 90 is cleaned (step A), an approximately  $0.5\ \mu\text{m}$  thick layer of silicon nitride (step D) is deposited. The silicon nitride 98, shown in Fig. 9b, serves as the masking material for the silicon isotropic etch. The silicon nitride 98 is then  
5 patterned (step H), etched (step L), and the photoresist is stripped (step K). The resulting structure is shown in Fig. 9c. The device is subsequently submerged in the isotropic silicon etchant (step O), producing the device shown in Fig. 9d. Observe that this operation produces smooth side walls 36 and 38 of the type shown in Figs. 1-5. It  
10 should be appreciated that Figs. 9a-9e are a front cross-sectional view of the probe 20 in approximately the center of the elongated body 22. The same processing generates the previously disclosed tip 40.

The silicon nitride is then removed and the probe is released (step S). Fig. 9e illustrates the released probe 20. The device is then rinsed in deionized water for  
15 approximately one hour. The resultant device, which does not include a channel, is a probe for use as a lancet.

## EXAMPLE II

Figs. 10a-10i illustrate the process flow to construct an isotropically etched  
20 probe with a surface micromachined fluid channel fabricated on an SOI wafer. Fig. 10a illustrates a device of the type shown and described in reference to Fig. 9a. The wafer is cleaned (step A). Then, an approximately  $2\ \mu\text{m}$  thick layer of phosphosilicate glass is deposited (step E). Fig. 10b shows the phosphosilicate glass 100, which is used as the sacrificial channel material. The phosphosilicate glass 100 is then  
25 patterned (step H), etched (step J), and the photoresist is stripped (step K) to form the mold to make the fluid channel. The resultant device is shown in Fig. 10c. The device is then cleaned (step B) and an approximately  $2\ \mu\text{m}$  layer of polysilicon is deposited (step M) to form the frame material of the channel cap. The polysilicon 102 is shown  
in Fig. 10d. The polysilicon 102 is then patterned (step H), etched (step N), and the  
30 resist is stripped (step K). This results in the previously described channel cap inlet port and the channel cap outlet port. In addition, this operation removes the polysilicon away from the edge of the shell. The resultant structure is shown in Fig.



10e. The region 32 between the two polysilicon 102 members is the channel cap outlet port.

The wafer is then cleaned (step B). A 0.5  $\mu\text{m}$  thick layer of silicon nitride is then deposited (step D). The silicon nitride 98, shown in Fig. 10f, operates as the  
5 masking material for the silicon isotropic etch. The silicon nitride 98 is then patterned (step H), etched (step L), and the resist is stripped (step K), resulting in the device shown in Fig. 10g.

The device is then submerged in an isotropic silicon etchant (step O), producing the device shown in Fig. 10h. Once again observe the first and second  
10 curved side walls 36 and 38 formed by this operation. This operation also produces the previously described tip structure.

The silicon nitride is then removed (step S), the probe is released, and the phosphosilicate glass is removed to produce the device shown in Fig. 10i. The device  
is then rinsed in deionized water for approximately one hour.

15

### EXAMPLE III

Figs. 11a-11L illustrate process flow for an isotropically shaped probe incorporating an anisotropic etch to form a channel, as fabricated on an SOI wafer. The starting device of Fig. 11a is of the type described in the previous examples. The  
20 wafer is cleaned (step A) and approximately 0.5  $\mu\text{m}$  of silicon nitride is deposited (step D), resulting in the device shown in Fig. 11b. Alternately, a 0.5  $\mu\text{m}$  thick layer of thermal oxide can replace the 0.5  $\mu\text{m}$  thick layer of silicon nitride. The oxide layer is etched using  $\text{CF}_4+\text{CHF}_3+\text{He}$  plasma etch and 4:1  $\text{H}_2\text{O}:\text{KOH}$  solution at 40°C. The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step  
25 K). The single crystal silicon (100) is then subjected to an anisotropic etchant (step P) to form an anisotropically etched trench 72 for a fluid passage, as shown in Fig. 11c.

The wafer is then cleaned (step A) and approximately 2  $\mu\text{m}$  of phosphosilicate glass is deposited (step E) to fill openings in the silicon nitride masking layer 98, as shown in Fig. 11d. It may be preferable to perform a 3  $\mu\text{m}$  thick deposition of PSG  
30 and a higher temperature densification of the PSG than is specified by Step G. A more suitable densification is 2 hours, 1100°C in an ambient stream. Since it is desirable to minimize the high temperature steps in cases where circuitry is involved, a

densification at temperatures closer to 950°C should be done. The phosphosilicate glass 100 is then patterned (step H), etched (step J), and the resist is stripped (step K) to expose regions of the silicon nitride 98, as shown in Fig. 11e.

5 The silicon nitride 98 is then etched (step L), resulting in the device shown in Fig. 11f. The resist can typically be removed before the nitride etch since the phosphosilicate glass acts as an etch mask. In some cases, the thickness of the phosphosilicate glass may not be thick enough to prevent the etch from attacking the underlying nitride, in which case, photoresist may be necessary.

10 The wafer is then cleaned (step B). Approximately 2  $\mu\text{m}$  of polysilicon is then deposited (step M) to form the frame material of the channel cap, resulting in the device shown in Fig. 11g. The device is then patterned (step H), etched (step N), and the photoresist is stripped (step K) to form the channel cap inlet and outlet ports and to remove the polysilicon away from the edge of the shell. This processing results in the device shown in Fig. 11h. The wafer is then cleaned (step B) and approximately 0.5  
15  $\mu\text{m}$  of silicon nitride is deposited (step D). The silicon nitride 98, as shown in Fig. 11i, is used as the masking material for the silicon isotropic etch.

The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K), resulting in the structure shown in Fig. 11j. The device is then submerged in an isotropic silicon etchant (step O), producing the structure of Fig. 11k.  
20 The silicon nitride is then removed, the probe is released, and the phosphosilicate glass is removed (step S). The resulting device, shown in Fig. 11L is then rinsed in deionized water for approximately one hour.

#### EXAMPLE IV

25 Figs. 12a-12L illustrate process flow for an isotropically shaped probe incorporating an isotropic etch to form a channel, as fabricated on an SOI wafer. The starting device of Fig. 12a is of the type described in the previous examples. The wafer is cleaned (step A) and approximately 0.5  $\mu\text{m}$  of silicon nitride is deposited (step D), resulting in the device shown in Fig. 12b. The silicon nitride is then  
30 patterned (step H), etched (step L), and the resist is stripped (step K). The single crystal silicon (100) is then subjected to an isotropic etchant (step O) to form an isotropically etched flat-bottom trench 74 for a fluid passage, as shown in Fig. 12c.

The wafer is then cleaned (step A) and approximately 2  $\mu\text{m}$  of phosphosilicate glass is deposited (step E) to fill openings in the silicon nitride masking layer 98, as shown in Fig. 12d. The phosphosilicate glass 100 is then patterned (step H), etched (step J), and the resist is stripped (step K) to expose regions of the silicon nitride 98, as shown in Fig. 12e.

The silicon nitride 98 is then etched (step L), resulting in the device shown in Fig. 12f. The resist can typically be removed before the nitride etch since the phosphosilicate glass acts as an etch mask. In some cases, the thickness of the phosphosilicate glass may not be thick enough to prevent the etch from attacking the underlying nitride, in which case, photoresist may be necessary.

The wafer is then cleaned (step B). Approximately 2  $\mu\text{m}$  of polysilicon are then deposited (step M) to form the frame material of the fluid channel, resulting in the device shown in Fig. 12g. The device is then patterned (step H), etched (step N), and the photoresist is stripped (step K) to form the fluid inlet and outlet port and to remove the polysilicon away from the edge of the shell. This processing results in the device shown in Fig. 12h. The wafer is then cleaned (step B) and approximately 0.5  $\mu\text{m}$  of silicon nitride is deposited (step D). The silicon nitride 98, as shown in Fig. 12i, is used as the masking material for the silicon isotropic etch.

The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K), resulting in the structure shown in Fig. 12j. The device is then submerged in an isotropic silicon etchant (step O), producing the structure of Fig. 12k. The silicon nitride is then removed, the probe is released, and the phosphosilicate glass is removed (step S). The resulting device, shown in Fig. 12L is then rinsed in deionized water for approximately one hour.

#### EXAMPLE V

Figs. 13a-13q' illustrate the process flow for an isotropically shaped probe incorporating an anisotropic etch to form a channel fabricated on an SOI wafer with integrated circuitry and a micromachined structure in the form of a polysilicon heater. In the following figures, the figures on the left-hand side of each page are cross-sections of the shaft, while the figures on the right-hand side of each page are cross-sections of the circuitry. Fig. 13a is a SOI wafer with (100) orientation. The left side

of Fig. 13a' illustrates two p+ doped regions 120 and 122. A polysilicon contact 124 is positioned above each region. An n+ polysilicon region 126 is positioned between the contacts 124. The right side of Fig. 13a' has a similar configuration, but further includes an n well 130 and n+ regions 132. The processing used to construct a device of this type is known in the art.

The wafer is cleaned (step B) and approximately  $0.5\mu\text{m}$  of silicon nitride is deposited (step D.), resulting in the structure shown in Figs. 13b and 13b'. The wafer is then cleaned (step B) and approximately  $0.4\mu\text{m}$  of polysilicon is deposited (step X) to form a polysilicon heater. The polysilicon is patterned (step H), etched (step N), and the resist is stripped (step K). The wafer is then cleaned (step B). Approximately  $0.5\mu\text{m}$  of silicon nitride is then deposited (step D) to protect the polysilicon during the silicon etch. The resultant structure is shown in Figs. 13c and 13c'.

The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K). (A more IC compatible etch of tetramethyl ammonium hydroxide may be used in lieu of KOH). The single crystal silicon is then etched in an anisotropic etch (step P) to form a trench for a fluid passage, as shown in Fig. 13d. The wafer is then cleaned (step A) and approximately  $2\mu\text{m}$  of phosphosilicate glass is deposited (step E) to fill openings in the silicon nitride mask layer. The resultant structure is shown in Figs. 13e and 13e'.

The device is then patterned (step H), etched (step J), and the resist is stripped (step K). This exposes regions of the silicon nitride, as shown in Figs. 13f and 13f'. The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K). This operation removes the nitride from the region outside of the channel and over the electrical contact holes, as shown in Figs. 13g and 13g'.

The wafer is then cleaned (step B) and approximately  $2\mu\text{m}$  of polysilicon (step M) is deposited to form the frame material of the fluid channel, as shown in Figs. 13h and 13h'. The polysilicon is then patterned (step H), etched (step N), and resist is stripped (step K). This operation produces channel cap inlet and outlet ports and removes the polysilicon away from the edge of the shell. The resultant structure is shown in Figs. 13i and 13i'.

The wafer is then cleaned (step B) and approximately  $0.4\mu\text{m}$  of polysilicon is deposited (step M) to form a thin, protective layer over the electrical contacts during a

subsequent HF etch. This results in the structure of Figs. 13j and 13j'. The polysilicon is then patterned (step H), etched (step N), and the resist is stripped (step K). This results in the removal of the polysilicon that is not covering the circuitry, as shown in Figs. 13k and 13k'.

5           The wafer is then cleaned (step B) and approximately  $0.5\mu\text{m}$  of silicon nitride is deposited (step D). The silicon nitride, shown in Figs. 13L and 13L', is used as the masking material for the silicon isotropic etch. The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K). This results in the structure of Figs. 13m and 13m'. The device is then submerged in isotropic silicon  
10 etchant (step O), producing the structure of Figs. 13n and 13n'.

          The wafer is then submerged in HF (step S), to remove most of the silicon nitride, release the probe, and to remove phosphosilicate glass. The resulting structure is shown in Figs. 13o and 13o'. Some silicon nitride should remain to insulate the heaters from the substrate so timing of the HF etch is important. The wafer is then  
15 rinsed in deionized water for approximately one hour.

          A short silicon plasma etch (step N) is then performed to remove the thin, protective layer of polysilicon over the circuitry. This operation results in the device of Figs. 13p and 13p'. The final step is a quick dip in hydrofluoric acid to remove the oxide covering the polysilicon contacts (step Q). The final structure is shown in Figs.  
20 13q and 13q'.

### EXAMPLE VI

          Figs. 14a-14m' illustrate the process flow for an isotropically shaped probe incorporating an anisotropic etch to form a channel. The process utilizes a thin wafer with circuitry and double sided etching. In the following figures, the figures on the  
25 left-hand side of each page are cross-sections of the probe shaft, while the figures on the right-hand side of each page are cross-sections of the circuitry. Fig. 14a shows a (100) silicon p-type wafer that is approximately  $100\mu\text{m}$  thick. Fig. 14a' shows a structure of the type described in reference to Fig. 13a', but without layers 92 and 96 of Fig 13a'.  
30

          The wafer is cleaned (step B). Approximately  $0.5\mu\text{m}$  of silicon nitride is then deposited (step D). The resultant structure is shown in Figs. 14b and 14b'. The

silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K). The single crystal silicon is then etched in an anisotropic etchant (step P) to form the trench for the fluid passage. The resultant structure is shown in Figs. 14c and 14c'.

5 The wafer is then cleaned (step A) and approximately 2  $\mu\text{m}$  of phosphosilicate glass is deposited (step E) to fill openings in the silicon nitride masking layer. The resultant structure is shown in Figs. 14d and 14d'. The phosphosilicate glass is then patterned (step H), etched (step J), and the resist is stripped (step K). This results in the formation of a mold to make the fluid channel cap. The silicon nitride is then etched (step L). The resultant structure is shown in Figs. 14e and 14e'. The resist can  
10 typically be removed before the nitride etch since the phosphosilicate glass acts as an etch mask. In some cases, the thickness of the phosphosilicate glass may not be thick enough to prevent the etch from attacking the underlying nitride, in which case photoresist may be necessary.

The wafer is then cleaned (step B) and approximately 2  $\mu\text{m}$  of polysilicon is  
15 deposited (step M) to form the frame material of the fluid channel. The resultant structure is shown in Figs. 14f and 14f'. The polysilicon is then patterned (step H) and etched (step N) to form the fluid inlet and outlet ports and to remove the polysilicon away from the edge of the shell. The polysilicon is then removed from the back side of the wafer (step N) and the resist is stripped (step K). The resultant structure is  
20 shown in Figs. 14g and 14g'.

The wafer is then cleaned (step B) and approximately 0.5  $\mu\text{m}$  of silicon nitride is deposited (step D) to function as a masking material for the silicon isotropic etch. Figs. 14h and 14h' show the resultant structure. The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K), to generate the structure  
25 shown in Figs. 14i and 14i'. The silicon nitride of the electrical contacts is then patterned (step H) and the silicon nitride layer is etched (step L), the polysilicon layer is etched (step N), the silicon nitride layer is etched (step L), and the oxide layer is etched (step Q), to expose the electrical contacts as shown in Fig. 14j'. The resist is then stripped (step K).

30 The wafer is then cleaned (step B) and gold is sputtered (step T) on the front side of the wafer. Preferably, a chromium adhesion layer is used. The gold is patterned (step H), etched (step U), and the resist is stripped (step K). The resultant

gold pockets are shown in Fig. 14k'. The wafer is then submerged in an isotropic etchant (step O), producing the structure of Figs. 14l and 14l'. The wafer is then submerged in HF (step S) to remove the silicon nitride, release the probe, and remove the phosphosilicate glass. The wafer is then rinsed in deionized water for  
5 approximately one hour to produce the structure shown in Figs. 14m and 14m'.

### EXAMPLE VII

Figs. 15a-15m' illustrate the process flow for an isotropically shaped probe incorporating an anisotropic etch to form a channel. The process utilizes a standard  
10 thickness wafer with circuitry and double sided etching. In the following figures, the figures on the left-hand side of each page are cross-sections of the probe shaft, while the figures on the right-hand side of each page are cross-sections of the circuitry. Fig. 15a shows a (100) silicon p-type wafer that is approximately 500  $\mu\text{m}$  thick. Fig. 15a' shows a structure of the type described in reference to Fig. 13a', but without layers 92  
15 and 96 of Fig 13a'.

The wafer is cleaned (step B) and approximately 0.5  $\mu\text{m}$  of silicon nitride is deposited (step D), resulting in the structure of Figs. 15b and 15b'. The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K). The  
20 single crystal silicon is then etched in an anisotropic etchant (step P) to form a fluid passage trench, as shown in Fig. 15c.

The wafer is then cleaned (step B) and approximately 2  $\mu\text{m}$  of phosphosilicate glass is deposited (step E) to fill openings in the silicon nitride masking layer. The resultant structure is shown in Figs. 15d and 15d'. The phosphosilicate glass is then patterned (step H), etched (step J), and the resist is stripped (step K). This forms the  
25 mold to make the fluid channel cap. The silicon nitride is then etched (step L), resulting in the structure shown in Figs. 15e and 15e'. The resist can typically be removed before the nitride etch since the phosphosilicate glass acts as an etch mask. In some cases, the thickness of the phosphosilicate glass may not be thick enough to prevent the etch from attacking the underlying nitride in which case, photoresist may  
30 be necessary.

The wafer is then cleaned (step B) and approximately 2  $\mu\text{m}$  of polysilicon is deposited (step M) to form the frame material, as shown in Figs. 15f and 15f'. The

polysilicon is then patterned (step H) and etched (step N) to form the channel cap inlet and outlet port, to remove the polysilicon away from the edge of the shell, and to remove polysilicon from the back side of the wafer (step N). The resist is then stripped (step K). The resultant structure is shown in Figs. 15g and 15g'.

5                 The wafer is then cleaned (step B) and approximately 0.5  $\mu\text{m}$  of silicon nitride is deposited (step D). The silicon nitride serves as the masking material for the silicon isotropic etch. The silicon nitride layer is shown in Figs. 15h and 15h'. The silicon nitride is patterned (step H), etched (step L), and the resist is stripped (step K). This results in the structure shown in Figs. 15i and 15i'.

10                A pattern is then applied over the electrical contacts (step H). The silicon nitride layer is then etched (step L), the polysilicon layer is etched (step N), the silicon nitride layer is etched (step L), and the oxide layer is etched (step Q). The resist is then stripped (step K). The resultant structure is shown in Figs. 15j and 15j'.

15                The wafer is then cleaned (step B) and gold is sputtered (step T) onto the front side of the wafer. The gold is patterned (step H), etched (step U), and the resist is stripped (step K), to yield the structure of Figs. 15k and 15k'. Additional adhesion layers such as titanium or chromium may be necessary to be deposited before the gold deposition.

20                The wafer is then submerged in an isotropic silicon etchant (step O), to produce the structure of Figs. 15l and 15l'. The wafer is then submerged in HF (step S) to remove silicon nitride, release the probe, and remove phosphosilicate glass. The wafer is then rinsed in deionized water for approximately one hour. The final structure is shown in Figs. 15m and 15m'.

## 25    **EXAMPLE VIII**

Figs. 16a-16o' illustrate the process flow for an anisotropically and isotropically shaped probe incorporating an anisotropic etch to form the channel. The device is fabricated on an SOI wafer with a (110) top layer. The processing is used to construct a device of the type shown in Figs. 6-7. The figures on the left-hand side of the page show the cross-section of the tip region, while the figures on the right-hand side of the page show the cross-section of the probe shaft region.

30



Figs. 16a and 16a' show a (110) silicon wafer bonded to oxide on a silicon wafer. The wafer is cleaned (step A) and approximately  $0.5 \mu\text{m}$  of silicon nitride is deposited (step D), resulting in the device shown in Figs. 16b and 16b'. The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K).

5 The single crystal silicon is then subject to an anisotropic etchant (step P) to form the trench for the fluid passage, resulting in the device of Figs. 16c and 16c'.

The wafer is then cleaned (step A) and approximately  $2 \mu\text{m}$  of phosphosilicate glass is deposited (step E) to fill openings in the silicon nitride masking layer, as shown in Figs 16d and 16d'. The phosphosilicate glass is then patterned (step H),  
10 etched (step J), and the resist is stripped (step K). This operation exposes regions of the silicon nitride, as shown in Figs. 16e and 16e'. The silicon nitride is then etched (step L) to produce the structure of Figs 16f and 16f'. The resist can typically be removed before the nitride etch since the phosphosilicate glass acts as an etch mask. In some cases, the thickness of the phosphosilicate glass may not be thick enough to  
15 prevent the etch from attacking the underlying nitride, in which case photoresist may be necessary.

The wafer is then cleaned (step B) and approximately  $2 \mu\text{m}$  of polysilicon is deposited (step M) to form the frame material of the fluid channel. The resultant structure is shown in Figs. 16g and 16g'. The polysilicon is then patterned (step H)  
20 and etched (step N) to form the channel cap inlet and outlet ports. The resist is then stripped (step K). This results in the device of Figs. 16h and 16h'.

The wafer is then cleaned (step B) and approximately  $0.5 \mu\text{m}$  of silicon nitride (step D) is deposited, as shown in Figs. 16i and 16i'. The silicon nitride operates as the masking material for the silicon isotropic etch. The silicon nitride is patterned  
25 (step H), etched (step L), and the resist is stripped (step K). This results in the structure of Figs. 16j and 16j'.

The wafer is then cleaned (step A) and approximately  $2 \mu\text{m}$  of low temperature oxide (step F) is deposited for the anisotropic etch masking material. An alternative masking material is polyhexane or even an additional layer of silicon nitride. The deposited substance is patterned (step H), etched (step J), and the resist is stripped  
30 (step K) to yield the structure of Figs. 16k and 16k'.

The single crystal silicon is then etched in an anisotropic etchant (step P) to form vertical walls along the shaft of the probe, as shown in Figs. 16l and 16l'. The low temperature oxide anisotropic silicon etchant mask is then removed (step Q), to generate the structure of Figs. 16m and 16m'.

5 The wafer is then submerged in an isotropic silicon etchant (step O) to produce smooth, converging surfaces at the tip, as shown in Fig. 16n. The wafer is then submerged in HF (step S) to remove silicon nitride, release the probe, and remove the phosphosilicate glass, as shown in Figs. 16o and 16o'. The wafer is then rinsed in deionized water for approximately one hour.

10 The techniques of the invention may also be used in connection with non-SOI, standard thickness wafers. The expense of SOI wafers and thin wafers is approximately four times that of standard wafers. Therefore, it is desirable to use standard wafers, yet retain the geometry control provided by SOI and thin wafers. Standard thickness wafer processing discussed below does not apply to double sided etched devices of the type described above.

15 The processing of standard thickness, non-SOI wafers involves a grind step and a chemical mechanical polish. Figure 17 illustrates a basic process flow. Figure 18 illustrates an alternate process flow with an additional step. The additional step is an oxidation that assists in the chemical mechanical polishing process by providing an etch stop. Having an etch stop improves the uniformity of the shapes of the probes. A  
20 third process flow is shown in Figure 19. This process flow has an additional step of a temporary bond to a plain, standard wafer. The purpose of the bond is to rigidly fix the probes during the grinding and polishing steps. There is a possibility that during the grinding and polishing steps that the probes may not be held sufficiently tight using  
25 only adhesives and that a stronger bond, like that supplied by an oxide to oxide fusion bond, may be necessary. Otherwise, if the probes were to move during the grinding and polishing steps, their sharpness may be decreased. The standard wafer used for the temporary fusion bond should be able to be reused many times. Therefore, it does not add significant cost.

30

### Example IX

A single crystal (100) silicon p-type wafer approximately 500  $\mu\text{m}$  thick is used as a starting wafer 110, as shown in Figure 17(a). The wafer is cleaned (step A) and approximately 0.5 $\mu\text{m}$  of silicon nitride (step D) is deposited. The deposited silicon nitride 112 is shown in Figure 17(b). The silicon nitride is used as the masking material for the silicon isotropic etch.

The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K), producing the device of Figure 17(c). The wafer is then submerged in an isotropic silicon etchant (step O), producing the device of Figure 17(d). The wafer is then submerged in HF (step S) to remove the silicon nitride, resulting in the device of Figure 17(e). The wafer is then rinsed in deionized water for approximately 15 minutes. The majority of the silicon wafer is then grinded off to within a few micrometers of the bottom of the etched region. Then, using chemical mechanical polishing, the bottom of the wafer is polished until sharp structures are formed. The final device is shown in Figure 17(f).

#### Example X

A single crystal (100) silicon p-type wafer approximately 500  $\mu\text{m}$  thick is used as a starting wafer 110, as shown in Figure 18(a). The wafer is cleaned (step A) and approximately 0.5 $\mu\text{m}$  of silicon nitride (step D) is deposited. The deposited silicon nitride 112 is shown in Figure 18(b). The silicon nitride is used as the masking material for the silicon isotropic etch.

The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K), producing the device of Figure 18(c). The wafer is then submerged in an isotropic silicon etchant (step O), producing the device of Figure 18(d). The wafer is then submerged in HF (step S) to remove the silicon nitride, resulting in the device of Figure 18(e).

The wafer is then cleaned (step A) and a 1  $\mu\text{m}$  thick layer of  $\text{SiO}_2$  is thermally grown (step Y). The oxide layer 114 is shown in Figure 18(f). The majority of the silicon wafer is then grinded off to within a few micrometers of the bottom of the etched region. Then, using chemical mechanical polishing, the bottom of the wafer is polished until sharp structures are formed. The resultant device is shown in Figure 18(g). The wafer is then submerged in HF (step S) to remove the oxide. The wafer is

finally rinsed in deionized water for approximately 15 minutes, resulting in the device of Figure 18(h).

5

### Example XI

A single crystal (100) silicon p-type wafer approximately 500  $\mu\text{m}$  thick is used as a starting wafer 110, as shown in Figure 19(a). The wafer is cleaned (step B) and approximately 0.5 $\mu\text{m}$  of silicon nitride (step D) is deposited. The deposited silicon nitride 112 is shown in Figure 19(b). The silicon nitride is used as the masking material for the silicon isotropic etch.

The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K), producing the device of Figure 19(c). The wafer is then submerged in an isotropic silicon etchant (step O), producing the device of Figure 19(d). The wafer is then submerged in HF (step S) to remove the silicon nitride, resulting in the device of Figure 19(e). The wafer is then cleaned (step A) and a 1  $\mu\text{m}$  thick layer of  $\text{SiO}_2$  is thermally grown (step Y). The oxide layer 114 is shown in Figure 19(f).

At this point, the thermally oxidized wafer 110 is bonded (step Z) to a standard, plain thermally oxidized wafer that has an approximately 1  $\mu\text{m}$  thick layer of  $\text{SiO}_2$  thermally grown thereon (step Y). Figure 19(g) illustrates the wafer 110 bonded to a handle wafer 120, which has oxide layer 122. The wafer 110 is then grinded to within a few micrometers of the bottom of the etched region. The wafer is then chemical mechanically polished until sharp structures are formed. The resultant device is shown in Figure 19(h). The wafer is then submerged in HF (step S) to remove the oxide and the handle wafer. The wafer is then rinsed in deionized water for approximately 15 minutes, resulting in the device of Figure 19(i).

25

### Example XII

In one embodiment of the invention, the shape of the tip is controlled through adjustments in the deposition conditions of a layer of phosphosilicate glass, which is sandwiched between a silicon nitride masking layer and the SOI device layer. By incorporating a layer of phosphosilicate glass between the masking layer and the single

30

crystal silicon, the tip geometry can be controlled by changing the phosphorous doping of the phosphosilicate glass. The phosphosilicate glass can be used to prevent unwanted tip hooking.

Figure 20(a) illustrates an SOI wafer 90 including an insulator layer 92 sandwiched between a device wafer 94 and a handle wafer 96. The device 94 is formed of single crystal silicon with a thickness of approximately 100  $\mu\text{m}$ . The orientation is (100) or (110). The insulator 92 is thermally grown  $\text{SiO}_2$ , which is 1 to 2  $\mu\text{m}$  thick, but may also be silicon nitride and/or chemically deposited oxide. The handle wafer 96 is 500  $\mu\text{m}$  thick single crystal silicon with a (100) orientation.

Approximately 800 nanometers of phosphosilicate glass is deposited (step E) on the wafer. Figure 20(b) illustrates the phosphosilicate glass layer 130. Low-stress silicon nitride is then deposited on the wafer (step D). Figure 20(c) illustrates the deposited layer 132.

The silicon nitride layer 132 is then patterned (step H). Afterwards, the silicon nitride layer is etched (step L) and the phosphosilicate glass layer is etched (step J). This results in the device of Figure 20(d). The silicon is then wet etched (step O), producing the device of Figure 20(e). Finally, an HF release is performed (step S), producing the released device shown in Figure 20(f).

The PSG reduces the incidence of tip hooks being formed. The tip hook problem occurs when the probe shape etch mask of low-stress silicon nitride is deposited directly onto silicon. The PSG placed between the silicon nitride and the silicon etches faster than the silicon. This faster etching material erodes during the etching process and therefore solves the silicon hooking problem.

The etch rate of PSG was measured for a variety of phosphine flow rates. The etch rate results for wafers with PSG having  $\text{PH}_3$  flow rates of 0.0, 1.2, 2.4, 3.6, and 4.8 sccm are shown in Figure 21. Also shown in Figure 21 is a horizontal line at 1100  $\text{\AA}/\text{min}$  which was the etch rate found for single crystal silicon. Based on the measured etch rates, PSG is a highly desirable material to correct the hooking problem, since its etch rate ratio to silicon can be tailored to be from 0.1 to over 4.3.

Figures 22A and 22B illustrate probes 140 and 141 constructed in accordance with any number of the example processes described herein. The probes do not

include a channel and therefore are considered to be lancets or blades. The probes may be connected to larger structures to facilitate their use as lancets or blades. The probe 140 of Figure 22A has an isotropically etched tip formed on one side of the device, while the probe 141 of Figure 22B has an isotropically etched tip formed on both sides of the device.

Figure 23 illustrates a matrix of isotropically etched tips constructed in accordance with an embodiment of the invention. The matrix 150 is formed on a semiconductor substrate 152. More particularly, the matrix 150 is formed on a planar surface of the substrate 152. The device 150 may be used as an "abrader". That is, the device may be used to abrade the epidermis to facilitate transdermal drug delivery. Figure 24 is an enlarged view of individual isotropically etched tips 154 of the matrix 150. The tips have typical heights from 20  $\mu\text{m}$  to 350  $\mu\text{m}$ . The minimum spacing between the points is determined by their height. Typical spacings are between two times the height to over ten times the height. All of the points are fabricated using standard wafers. Three processes are discussed below. The first process results in devices with sharp points. In some cases, these sharp points can break during use due to the small cross-section at the tips. Hence, two other processes are included to form arrays having duller points which are more durable. The first alternative process is accomplished by simply stopping the isotropic etch prematurely. The resulting structures have a flat-top rather than a point. The second alternative process is accomplished by the addition of a PSG layer between the silicon nitride masking layer. The resulting structures have a pyramid-like shape.

### Example XIII

A single crystal (100) silicon wafer approximately 500  $\mu\text{m}$  thick is used as a starting wafer 110, as shown in Figure 25(a). The wafer is cleaned (step B) and approximately 0.5  $\mu\text{m}$  of silicon nitride (step D) is deposited. The deposited silicon nitride 112 is shown in Figure 25(b). The silicon nitride is used as the masking material for the silicon isotropic etch.

The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K), producing the device of Figure 25(c). The wafer is then submerged in an isotropic silicon etchant (step O) until sharp points are formed, as shown in

Figure 25(d). The wafer is then rinsed in deionized water for approximately 15 minutes. Afterwards, the wafer is submerged in HF (step S) to remove the silicon nitride. Finally, the wafer is rinsed in deionized water for approximately 15 minutes, producing the device shown in Figure 25(e).

5

#### Example XIV

A single crystal (100) silicon wafer approximately 500  $\mu\text{m}$  thick is used as a starting wafer 110, as shown in Figure 26(a). The wafer is cleaned (step B) and approximately 0.5  $\mu\text{m}$  of silicon nitride (step D) is deposited. The deposited silicon nitride 112 is shown in Figure 26(b). The silicon nitride is used as the masking material for the silicon isotropic etch.

The silicon nitride is then patterned (step H), etched (step L), and the resist is stripped (step K), producing the device of Figure 26(c). The wafer is then submerged in an isotropic silicon etchant (step O) and is subsequently removed before sharp points are formed. This processing results in the device of Figure 26(d). The wafer is then rinsed in deionized water for approximately 15 minutes. Afterwards, the wafer is submerged in HF (step S) to remove the silicon nitride. Finally, the wafer is rinsed in deionized water for approximately 15 minutes, producing the device shown in Figure 26(e).

20

#### Example XV

A single crystal (100) silicon wafer approximately 500  $\mu\text{m}$  thick is used as a starting wafer 110, as shown in Figure 27(a). The wafer is cleaned (step A) and approximately 0.8  $\mu\text{m}$  of phosphosilicate glass (PSG) is deposited (step E). The PSG is then densified (step G). Then, 0.5  $\mu\text{m}$  of silicon nitride (step D) is deposited. The deposited silicon nitride 112 and PSG 130 is shown in Figure 27(b). The silicon nitride is used as the masking material for the silicon isotropic etch.

The silicon nitride is then patterned (step H). Afterwards, the silicon nitride and oxide layer is etched (step L), and the resist is stripped (step K), producing the device of Figure 27(c). The wafer is then submerged in an isotropic silicon etchant (step O). This processing results in the device of Figure 27(d). Afterwards, the wafer is submerged in HF (step S) to remove the silicon nitride and PSG. Finally, the wafer

30

is rinsed in deionized water for approximately 15 minutes, producing the device shown in Figure 27(e).

5 A shortcoming associated with each of the disclosed abraders is that they are formed of silicon and therefore they are relatively expensive. In accordance with an embodiment of the invention, the silicon abrader may be used to form a mold. The mold can then be used for forming abraders from a lower cost material, such as plastic.

10 The processing associated with this aspect of the invention is described in connection with Figure 28. The first processing step of Figure 28 is to deposit mold material on an abrader (step 160). In particular, mold material is deposited on any of the abraders discussed above. By way of example, the mold material may be one or more metal layers. In one instance, the invention was implemented by sputtering tungsten on an abrader. Afterwards, between 50 and 100  $\mu\text{m}$  of nickel was electroplated on the tungsten. In another embodiment, the mold material is a layer of polymer (i.e., plastic).

15 The next processing step of Figure 28 is to separate the abrader from the mold material to yield a mold (step 162). The abrader may be released or lifted from the mold material. Alternately, a silicon abrader may be placed in a KOH bath for several hours to dissolve the silicon. This results in a nickel mold. If residual tungsten does not adhere to the nickel, it may be removed with  $\text{H}_2\text{O}_2$ .

20 The final processing step of Figure 28 is to use the mold to form an abrader (step 164). For example, the nickel mold may be used to form injection molded plastic abraders. The abrader is released from the mold using any number of well known prior art techniques.

25 Figure 29 illustrates a mold 170 formed in accordance with an embodiment of the invention. A molding material is injected into the bottom of the mold 172 using known injection molding techniques.

30 Thus, this aspect of the invention allows for the formation of low cost abraders. This embodiment relies upon the disclosed fabrication techniques to produce an abrader, which operates as a mold template. In particular, the abrader is used to form a mold, which can be used to create low cost abraders from inexpensive material, such as plastic.



The foregoing description, for purposes of explanation, used specific nomenclature to provide a thorough understanding of the invention. However, it will be apparent to one skilled in the art that the specific details are not required in order to practice the invention. In other instances, well known circuits and devices are shown in block diagram form in order to avoid unnecessary distraction from the underlying invention. Thus, the foregoing descriptions of specific embodiments of the present invention are presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, obviously many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following Claims and their equivalents.

IN THE CLAIMS:

1. A method of forming an epidermal abrasion device mold, comprising:  
depositing mold material on an epidermal abrasion device; and  
separating said epidermal abrasion device from said mold material to yield a mold.
2. The method of claim 1 wherein said depositing includes depositing a metal on said epidermal abrasion device.
3. The method of claim 1 wherein said depositing includes depositing a first metal and a second metal on said epidermal abrasion device.
4. The method of claim 3 wherein said depositing includes depositing a first metal in the form of titanium on said epidermal abrasion device and a second metal in the form of nickel on said titanium.
5. The method of claim 1 wherein said depositing includes depositing a polymer on said epidermal abrasion device.
6. The method of claim 1 wherein said separating includes dissolving said epidermal abrasion device.
7. A method of forming an injection molded epidermal abrasion device, comprising:  
depositing mold material on an epidermal abrasion device;  
separating said epidermal abrasion device from said mold material to yield a mold; and  
forming an epidermal abrasion device within said mold.
8. The method of claim 7 wherein said depositing includes depositing a metal on said epidermal abrasion device.

9. The method of claim 7 wherein said depositing includes depositing a first metal and a second metal on said epidermal abrasion device.
10. The method of claim 9 wherein said depositing includes depositing a first metal in the form of titanium on said epidermal abrasion device and a second metal in the form of nickel on said titanium.
11. The method of claim 7 wherein said separating includes dissolving said epidermal abrasion device.
12. The method of claim 7 wherein said forming includes injecting a molding material into said mold.
13. The method of claim 12 wherein said forming includes injecting plastic into said mold.
14. An epidermal abrasion device formed in accordance with the method of claim 7.
15. An epidermal abrasion device mold, comprising:  
a mold material conforming to the shape of a matrix of isotropically etched structures adapted for epidermal abrasion, said matrix of isotropically etched structures having isotropically etched sidewalls positioned between wide bases and narrow tips, each isotropically etched structure having a vertical height of at least 20  $\mu\text{m}$ .
16. The epidermal abrasion device mold of claim 15 wherein horizontal spacing between tops of adjacent ones of said isotropically etched structures is greater than two times the vertical height of each adjacent structure.
17. An epidermal abrasion device mold, comprising:

a mold material conforming to the shape of a matrix of isotropically etched structures adapted for epidermal abrasion, said matrix of isotropically etched structures defining a matrix of pyramids.

18. The epidermal abrasion device mold of claim 17 wherein each isotropically etched structure of said matrix of isotropically etched structures has a vertical height of between 20  $\mu\text{m}$  and 350  $\mu\text{m}$ .

19. The epidermal abrasion device mold of claim 17 wherein horizontal spacing between tops of adjacent ones of said isotropically etched structures is greater than two times the vertical height of each adjacent structure.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6









FIG. 7








FIG. 9a




FIG. 9b




FIG. 9c




FIG. 9d




FIG. 9e




FIG. 10a




FIG. 10b




FIG. 10c




FIG. 10d




FIG. 10e




FIG. 10f




FIG. 10g




FIG. 10h




FIG. 10i




FIG. 11a




FIG. 11b




FIG. 11c




FIG. 11d




FIG. 11e




FIG. 11f




FIG. 11g




FIG. 11h




FIG. 11i




FIG. 11j




FIG. 11k




FIG. 11l




FIG. 12a




FIG. 12b




FIG. 12c




FIG. 12d




FIG. 12e




FIG. 12f




FIG. 12g




FIG. 12h




FIG. 12i






FIG. 12j




FIG. 12k








FIG. 12l






FIG. 13e




FIG. 13e'




FIG. 13f




FIG. 13f'




FIG. 13g




FIG. 13g'




FIG. 13h




FIG. 13h'




FIG. 13i




FIG. 13i'




FIG. 13j




FIG. 13j'




FIG. 13k




FIG. 13k'




FIG. 13l




FIG. 13l'




FIG. 13m




FIG. 13m'




FIG. 13n




FIG. 13n'




FIG. 13o




FIG. 13o'




FIG. 13p




FIG. 13p'




FIG. 13q




FIG. 13q'




FIG. 14a




FIG. 14a'




FIG. 14b




FIG. 14b'




FIG. 14c




FIG. 14c'




FIG. 14d




FIG. 14d'




FIG. 14e












FIG. 14e'








FIG. 14j




FIG. 14j'




FIG. 14k




FIG. 14k'




FIG. 14l




FIG. 14l'




FIG. 14m







FIG. 14m'






FIG. 15d




FIG. 15d'




FIG. 15e




FIG. 15e'




FIG. 15f




FIG. 15f'




FIG. 15g




FIG. 15g'




FIG. 15h




FIG. 15h'




FIG. 15i




FIG. 15i'




FIG. 15j




FIG. 15j'




FIG. 15k




FIG. 15k'




FIG. 15l




FIG. 15l'




FIG. 15m




FIG. 15m'




FIG. 16a




FIG. 16a'




FIG. 16b




FIG. 16b'




FIG. 16c




FIG. 16c'




FIG. 16d




FIG. 16d'




FIG. 16e'




FIG. 16f'




FIG. 16g'




FIG. 16e




FIG. 16f




FIG. 16g






FIG. 16h'




FIG. 16i'




FIG. 16j'




FIG. 16h




FIG. 16i




FIG. 16j




FIG. 16k'




FIG. 16l'




FIG. 16m'




FIG. 16k




FIG. 16l




FIG. 16m




FIG. 16m'




FIG. 16m




FIG. 16o'




FIG. 16o




FIG. 17a




FIG. 17b




FIG. 17c




FIG. 17d




FIG. 17e



FIG. 17f




FIG. 18a




FIG. 18b




FIG. 18c




FIG. 18d




FIG. 18e




FIG. 18f



FIG. 18g



FIG. 18h




FIG. 19a




FIG. 19b




FIG. 19c




FIG. 19d




FIG. 19e




FIG. 19f




FIG. 19g




FIG. 19h




FIG. 19i




FIG. 20g




FIG. 20d




FIG. 20b




FIG. 20e




FIG. 20c







FIG. 20f

*FIG. 21*








FIG. 23




FIG. 24




FIG. 25a




FIG. 25d




FIG. 25b




FIG. 25e




FIG. 25c




FIG. 26a




FIG. 26d




FIG. 26b




FIG. 26e




FIG. 26c




FIG. 27a




FIG. 27d




FIG. 27b




FIG. 27e




FIG. 27c




Figure 28




FIG. 29



INTERNATIONAL SEARCH REPORT

International application No.  
PCT/US01/50349

**A. CLASSIFICATION OF SUBJECT MATTER**

IPC(7) :A61B 17/50; B29C 33/42  
US CL :264/220; 606/131;249/60  
According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

U.S. : 164/9, 15; 249/60; 264/220, 317; 606/131

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 3,424,635 A (GRANDINETTI ET AL) 28 January 1969	1
A	US 4,735,396 A (HAMAKAWA ET AL) 05 April 1988	1
A	US 5,800,446 A (BANUCHI) 01 September 1998	1

Further documents are listed in the continuation of Box C.  See patent family annex.

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search

04 JUNE 2002

Date of mailing of the international search report

11 JUL 2002

Name and mailing address of the ISA/US  
Commissioner of Patents and Trademarks  
Box PCT  
Washington, D.C. 20231

Facsimile No. (703) 305-3230

Authorized officer

ALLAN KUHNS

Telephone No. (703) 308-3462