

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
8 March 2012 (08.03.2012)

(10) International Publication Number  
**WO 2012/030952 A2**

- (51) International Patent Classification:  
*H02M 1/14* (2006.01)    *H02M 3/28* (2006.01)
- (21) International Application Number:  
PCT/US2011/049954
- (22) International Filing Date:  
31 August 2011 (31.08.2011)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
12/872,831    31 August 2010 (31.08.2010)    US
- (63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:  
US    12/872,831 (CON)  
Filed on    31 August 2010 (31.08.2010)
- (71) Applicant (for all designated States except US): **TEXAS INSTRUMENTS INCORPORATED** [US/US]; P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).
- (71) Applicant (for JP only): **TEXAS INSTRUMENTS JAPAN LIMITED** [JP/JP]; 24-1, Nishi-Shinjuku 6-chome, Shinjuku-ku, Tokyo, 160-8366 (JP).

- (72) Inventor; and
- (75) Inventor/Applicant (for US only): **HESTER, Richard, K.** [US/US]; 5811 Woodcreek Circle, McKinney, TX 75071 (US).
- (74) Agents: **FRANZ, Warren, L.** et al.; Texas Instruments Incorporated, Deputy General Patent Counsel, P.O. Box 655474, Mail Station 3999, Dallas, TX 75265-5474 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,

[Continued on next page]

(54) Title: REDUCING RIPPLE CURRENT IN A SWITCHED-MODE POWER CONVERTER EMPLOYING A BRIDGE TOPOLOGY




FIG. 3

(57) Abstract: A buck-boost switching regulator (bridge 100, including switches S1-S4, and capacitor C1) is adapted to operate in a buck mode, boost mode, and bridge mode. Control circuitry (voltage divider R1, R2, error amplifier 308, processor 304, and storage medium 306) is coupled to input/output terminals of the switching regulator. The control circuitry measures input/output voltages or currents and generates pulse width modulation (PWM) or control signals for switches S1 - S4 to adjust phase relationships between corresponding boost switches and buck switching in bridge mode to reduce ripple current in the buck-boost switching regulator.

WO 2012/030952 A2

EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,  
LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,  
SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,  
GW, ML, MR, NE, SN, TD, TG).

— *as to the applicant's entitlement to claim the priority of  
the earlier application (Rule 4.17(iii))*

**Published:**

— *without international search report and to be republished  
upon receipt of that report (Rule 48.2(g))*

**Declarations under Rule 4.17:**

— *as to applicant's entitlement to apply for and be granted  
a patent (Rule 4.17(ii))*



an input terminal, and an output terminal, wherein the buck-boost switching regulator is adapted to operate in a buck mode, boost mode, and bridge mode; and control circuitry that is coupled to at least one of the output terminal and the input terminal and that controls the buck-boost switching regulator with control signals, and wherein the control circuitry adjusts phase relationships between corresponding boost switches and buck switching in bridge mode to  
5 reduce ripple current in the buck-boost switching regulator.

**[0006]** In accordance with an example embodiment of the invention, the buck-boost switching regulator further comprises: a first switch that is coupled between the input terminal and a first switching node; a second switching that is coupled between the first switching node  
10 and ground; an inductor that is coupled between the first switching node and a second switching node; a third switch that is coupled between the second switching node and ground; and a fourth switching that is coupled between the second switching node and the output terminal.

**[0007]** In accordance with an example embodiment of the invention, the control circuitry provides a first, second, third, and fourth control signals for the first, second, third, and fourth  
15 switches, respectively.

**[0008]** In accordance with an example embodiment of the invention, the control circuitry adjusts the third control signal to have an on-time for the third switch that is centered to an off-time for the first switch.

**[0009]** In accordance with an example embodiment of the invention, the control circuitry  
20 adjusts the second control signal to have an on-time for the second switch that is centered to an off-time for the fourth switch.

**[0010]** In accordance with an example embodiment of the invention, the control circuitry further comprises: a voltage divider that is coupled to the output terminal; and an error amplifier that receives a reference voltage and that is coupled to the voltage divider and the processor.

**[0011]** In accordance with an example embodiment of the invention, the processor is a  
25 digital signal processor (DSP).

**[0012]** In accordance with an example embodiment of the invention, a method is provided. The method comprises detecting at least one of an input voltage, an output voltage, an input current, and an output current of a buck-boost switching regulator having buck switches,  
30 boost switches, an input terminal, and an output terminal, wherein the buck-boost switching regulator is adapted to operate in a buck mode, boost mode, and bridge mode; and operating the

buck-boost switching regulator in a bridge mode, wherein phase relationships between corresponding boost switches and buck switching are adjusted to reduce ripple current in the buck-boost switching regulator.

**[0013]** In accordance with an example embodiment of the invention, the buck-boost switching regulator further comprises: a first switch that is coupled between the input terminal and a first switching node, wherein the first switch receives a first control signal; a second switching that is coupled between the first switching node and ground, wherein the second switch receives a second control signal; an inductor that is coupled between the first switching node and a second switching node; a third switch that is coupled between the second switching node and ground, wherein the third switch receives a third control signal; and a fourth switching that is coupled between the second switching node and the output terminal, wherein the fourth switch receives a fourth control signal.

**[0014]** In accordance with an example embodiment of the invention, the step of operating further comprises adjusting the third control signal to have an on-time for the third switch that is centered to an off-time for the first switch.

**[0015]** In accordance with an example embodiment of the invention, the step of operating further comprises adjusting the second control signal to have an on-time for the second switch that is centered to an off-time for the fourth switch.

**[0016]** In accordance with an example embodiment of the invention, an apparatus is provided. The apparatus comprises a solar cell; a buck-boost switching regulator having buck switches, boost switches, an input terminal, and an output terminal, wherein the buck-boost switching regulator is adapted to operate in a buck mode, boost mode, and bridge mode, wherein the input terminal is coupled to the solar cell; and control circuitry that is coupled to at least one of the output terminal and the input terminal and that controls the buck-boost switching regulator with control signals, and wherein the control circuitry adjusts phase relationships between corresponding boost switches and buck switching in bridge mode to reduce ripple current in the buck-boost switching regulator.

**[0017]** In accordance with an example embodiment of the invention, the solar cell further comprises a plurality of solar cells.

## BRIEF DESCRIPTION OF THE DRAWINGS

[0018] Example embodiments are described with reference to accompanying drawings, wherein:

FIG. 1 is a circuit diagram of a conventional bridge;

5 FIG. 2 is a timing diagram illustrating the relationship between bridge control signals and inductor ripple current for FIG. 1; and

FIG. 3 is an example of a system in accordance with an example embodiment of the invention; and

10 FIG. 4 is a timing diagram illustrating the relationship between bridge control signals and inductor ripple current for FIG. 3.

## DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

[0019] FIG. 3 illustrates a system 300 in accordance with an example embodiment of the invention can be seen. System 100 generally comprises a bridge 100, solar cell 302, capacitor C1, voltage divider (resistors R1 and R2), error amplifier 308, processor 304, and storage  
15 medium 306. Collectively, the voltage divider, error amplifier 308, processor 304, and storage medium 306 generally operate as a control circuitry, while bridge 100 and capacitor C1 generally operate as a buck-boost switching regulator. In operation, an input voltage  $V_{IN}$  and input current  $I_{IN}$  are provide to the input terminal of the switching regulator from, for example, a solar cell 302 (which may include multiple solar cells coupled in series or parallel to the input terminal) so as  
20 to generate an output voltage  $V_{OUT}$  and an output current  $I_{OUT}$  at the output terminal. The control circuitry measures the output voltage  $V_{OUT}$  and the input voltage  $V_{IN}$  and generates the appropriate pulse width modulation (PWM) or control signals for switches S1 through S4. The error amplifier 308 compares an output from the voltage divider to a reference voltage REF so that the processor 304 can perform correction of the PWM signals. In an alternative  
25 arrangement, the error amplifier 308 and voltage divider can be removed, with the functionality being provided by the processor 304. In other alternative arrangements, input current  $I_{IN}$ , output current  $I_{OUT}$ , or input voltage  $V_{IN}$  may be used instead of the output voltage  $V_{OUT}$  for correction of the PWM signals. Additionally, the processor 304 may be a digital signal processor or DSP.

[0020] For conventional bridge switching or buck-boost operation modes, pairs of  
30 switches S1/S3 or S2/S4 are switched on and off at about the same time. As can be seen in FIG. 4, adjustment of the phase relationship between correspond buck switches (S1 or S2) and boost

switches (S3 or S4) can result in a substantially reduced ripple in the inductor current  $I_L$ . Specifically, FIG. 4 shows that the on-time for switch S3 is centered at the off-time for switch S1, regardless of the on-time pulse width for switch S3. This same adjustment can also be made for the phase relationship between switches S2 and S4. As a result, with this phase relationship  
5 adjustment by processor 304, the inductor current  $I_L$  is relatively constant, reducing losses during a bridge or buck-boost mode.

**[0021]** Those skilled in the art to which the invention relates will appreciate that modifications may be made to the described example embodiments and that other embodiments may be implemented within the scope of the claimed invention.

## CLAIMS

What is claimed is:

1. An apparatus comprising:  
5 a buck-boost switching regulator having buck switches, boost switches, an input terminal, and an output terminal, wherein the buck-boost switching regulator is adapted to operate in a buck mode, boost mode, and bridge mode; and  
control circuitry that is coupled to at least one of the output terminal and the input terminal and that controls the buck-boost switching regulator with control signals;  
10 wherein the control circuitry adjusts phase relationships between corresponding boost switches and buck switching in bridge mode to reduce ripple current in the buck-boost switching regulator.
2. The apparatus of claim 1, wherein the buck-boost switching regulator further  
15 comprises:  
a first switch that is coupled between the input terminal and a first switching node;  
a second switch that is coupled between the first switching node and ground;  
an inductor that is coupled between the first switching node and a second switching node;  
a third switch that is coupled between the second switching node and ground; and  
20 a fourth switch that is coupled between the second switching node and the output terminal.
3. The apparatus of claim 2, wherein the control circuitry provides first, second, third, and fourth control signals for the first, second, third, and fourth switches, respectively.  
25
4. The apparatus of claim 3, wherein the control circuitry adjusts the third control signal to have an on-time for the third switch that is centered to an off-time for the first switch.
5. The apparatus of claim 3, wherein the control circuitry adjusts the second control  
30 signal to have an on-time for the second switch that is centered to an off-time for the fourth switch.

6. The apparatus of claim 3, wherein the control circuitry further comprises:  
a voltage divider that is coupled to the output terminal; and  
an error amplifier that receives a reference voltage and that is coupled to the voltage  
5 divider and the processor.

7. The apparatus of claim 1, further comprising a solar cell coupled to the input  
terminal of the buck-boost switching regulator.

10 8. A method comprising:  
detecting at least one of an input voltage, an output voltage, an input current, and an  
output current of a buck-boost switching regulator having buck switches, boost switches, an  
input terminal, and an output terminal, wherein the buck-boost switching regulator is adapted to  
operate in a buck mode, boost mode, and bridge mode; and  
15 operating the buck-boost switching regulator in a bridge mode, wherein phase  
relationships between corresponding boost switches and buck switching are adjusted to reduce  
ripple current in the buck-boost switching regulator.


9. The method of Claim 8, wherein the buck-boost switching regulator  
20 further comprises:  
a first switch that is coupled between the input terminal and a first switching node,  
wherein the first switch receives a first control signal;  
a second switch that is coupled between the first switching node and ground, wherein the  
second switch receives a second control signal;  
25 an inductor that is coupled between the first switching node and a second switching node;  
a third switch that is coupled between the second switching node and ground, wherein the  
third switch receives a third control signal; and  
a fourth switch that is coupled between the second switching node and the output  
terminal, wherein the fourth switch receives a fourth control signal.

30


10. The method of Claim 9, wherein the step of operating further comprises adjusting the third control signal to have an on-time for the third switch that is centered to an off-time for the first switch.

5 11. The method of Claim 9, wherein the step of operating further comprises adjusting the second control signal to have an on-time for the second switch that is centered to an off-time for the fourth switch.

10



**FIG. 1**  
(PRIOR ART)



**FIG. 3**




FIG. 2  
(PRIOR ART)




FIG. 4