

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
10 April 2008 (10.04.2008)

PCT

(10) International Publication Number  
**WO 2008/042140 A1**


- (51) International Patent Classification:  
*H01L 21/336* (2006.01)
- (21) International Application Number:  
PCT/US2007/020588
- (22) International Filing Date:  
24 September 2007 (24.09.2007)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
11/536,126 28 September 2006 (28.09.2006) US
- (71) Applicant (for all designated States except US): **ADVANCED MICRO DEVICES, INC.** [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **WAITE, Andrew, M.** [GB/US]; 3603 Chelsea Cove South, Hopeful Junction, NY 12533 (US). **LUNING, Scott** [US/US]; 83 S. Hamilton Street #2, Poughkeepsie, NY 12601 (US).

- (74) Agent: **DRAKE, Paul, S.**; Advanced Micro Devices, Inc., 5204 East Ben White Boulevard, Mail Stop 562, Austin, TX 78741 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:  
— with international search report

[Continued on next page]

(54) Title: STRESSED FIELD EFFECT TRANSISTOR AND METHODS FOR ITS FABRICATION



(57) Abstract: A stressed field effect transistor (40) and methods for its fabrication are provided. The field effect transistor (40) comprises a silicon substrate (44) with a gate insulator (54) overlying the silicon substrate. A gate electrode (62) overlies the gate insulator and defines a channel region (68) in the silicon substrate underlying the gate electrode. A first silicon germanium region (76) having a first thickness is embedded in the silicon substrate and contacts the channel region. A second silicon germanium region (82) having a second thickness greater than the first thickness and spaced apart from the channel region is also embedded in the silicon substrate.

WO 2008/042140 A1



- 
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

**STRESSED FIELD EFFECT TRANSISTOR AND METHODS FOR ITS FABRICATION****TECHNICAL FIELD**

**[0001]** The present invention generally relates to stressed field effect transistors and to methods for their fabrication, and more particularly relates to embedded silicon germanium stressed field effect transistors and to methods for their fabrication.

**BACKGROUND**

**[0002]** The majority of present day integrated circuits (ICs) are implemented by using a plurality of interconnected field effect transistors (FETs), also called metal oxide semiconductor field effect transistors (MOSFETs), or simply MOS transistors. A FET includes a gate electrode as a control electrode and spaced apart source and drain electrodes between which a current can flow. A control voltage applied to the gate electrode controls the flow of current through a channel between the source and drain electrodes.

**[0003]** The gain of an FET, usually defined by the transconductance ( $g_m$ ), is proportional to the mobility of the majority carrier in the transistor channel. The current carrying capability of an MOS transistor is proportional to the transconductance times the width of the channel divided by the length of the channel ( $g_m W/l$ ). FETs are usually fabricated on silicon substrates with a (100) crystallographic surface orientation, which is conventional for silicon technology. For this and many other orientations, the mobility of holes, the majority carrier in a P-channel FET (PFET), can be increased by applying a compressive longitudinal stress to the channel. A compressive longitudinal stress can be applied to the channel of FET by embedding an expanding material such as pseudomorphic SiGe in the silicon substrate at the ends of the transistor channel [For example, see IEEE Electron Device Letters v. 25, No 4, p. 191, 2004]. A silicon germanium (SiGe) crystal has a greater lattice constant than the lattice constant of a silicon crystal, and consequently the presence of embedded SiGe causes a deformation of the silicon matrix that, in turn, compresses the silicon in the channel region. Although a number of techniques are known for embedding SiGe to enhance the mobility of majority carrier holes in PFETs, none has yet achieved the increase in mobility potentially attainable with embedded silicon germanium.

**[0004]** Accordingly, it is desirable to provide a field effect transistor having enhanced majority carrier channel mobility. In addition, it is desirable to provide a method for fabricating a P-channel field effect transistor having enhanced hole mobility. Furthermore, other desirable features and characteristics of the present invention will become apparent from the subsequent detailed description and the appended claims, taken in conjunction with the accompanying drawings and the foregoing technical field and background.

**BRIEF SUMMARY**

**[0005]** A stressed field effect transistor having enhanced majority carrier mobility is provided. The stressed field effect transistor comprises a silicon substrate with a gate insulator overlying the silicon substrate. A gate electrode overlies the gate insulator and defines a channel region in the silicon substrate underlying the gate electrode. A first silicon germanium region having a first thickness is embedded in the

silicon substrate and contacts the channel region. A second silicon germanium region having a second thickness greater than the first thickness and spaced apart from the channel region is also embedded in the silicon substrate.

5 [0006] Methods are provided for fabricating a stressed field effect transistor having enhanced majority carrier mobility. The method comprises forming a silicon on insulator substrate comprising a layer of silicon on a layer of insulator on a silicon substrate. A gate electrode is formed overlying the layer of silicon. A first undoped silicon germanium layer is epitaxially embedded into the silicon layer and aligned with the gate electrode. A second impurity doped silicon germanium layer is epitaxially embedded into the silicon layer and spaced apart from the gate electrode.

10 BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The present invention will hereinafter be described in conjunction with the following drawing figures, wherein like numerals denote like elements, and wherein

[0008] FIG. 1 schematically illustrates, in cross section, a field effect transistor in accordance with one embodiment of the invention;

15 [0009] FIGS 2-13 schematically illustrate, in cross section, method steps for the fabrication of a stressed field effect transistor in accordance with embodiments of the invention;

[0010] FIGS 14-18 schematically illustrate, in cross section, method steps for the fabrication of a stressed field effect transistor in accordance with further embodiments of the invention; and

20 [0011] FIGS. 19-22 illustrate, in cross section, method steps for fabricating a stressed P-channel field effect transistor in accordance with a further embodiment of the invention.

DETAILED DESCRIPTION

25 [0012] The following detailed description is merely exemplary in nature and is not intended to limit the invention or the application and uses of the invention. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding technical field, background, brief summary or the following detailed description.

30 [0013] FIG. 1 schematically illustrates, in cross section, a field effect transistor (FET) 20, specifically a P-channel FET (PFET), in accordance with one embodiment of the invention. FET 20 includes a silicon substrate 22 having a gate insulator 23 formed at the substrate surface. A gate electrode 24 overlies the gate insulator. The gate electrode defines the location of a transistor channel 26 at the substrate surface and underlying the gate electrode. A shallow region of preferably undoped silicon germanium (SiGe) 28 is embedded into the silicon substrate in close proximity to the edges of the transistor channel. A deeper region of preferably in situ impurity doped SiGe 30 is embedded into the silicon substrate at a location spaced further apart from the channel region. The two embedded SiGe regions collectively impart a uniaxial

compressive stress on channel region 26 as indicated by arrows 32 that enhances the mobility of majority carrier holes in the channel. The shallow embedded silicon germanium region positions the stress inducing material in close proximity to the channel region, but because this SiGe region is undoped there are no adverse effects from boron dopant encroaching the extensions and hence degrading device short channel performance. The deeper embedded silicon germanium region is effective in exerting stress on the channel region; the impurity doping is spaced apart from the channel and thus avoids channel encroachment, and the impurity doping serves to form the source 34 and drain 36 of the transistor. The use of selectively grown epitaxial SiGe that is *in situ* doped with boron (for example by the addition of an impurity doping gas such as diborane to the epitaxial growth reactants) saves an ion implantation step. The *in situ* impurity doping saves a processing step, but strain preservation is a more important advantage of the *in situ* doping. Ion implantation of strained SiGe regions has the adverse effect of causing the relaxation of the strain in the SiGe regions. Relaxation of the strain in the embedded regions degrades the mobility enhancement achieved by the embedded strain inducing regions. By *in situ* doping of the source and drain regions the need for ion implanting these regions is eliminated and the strain associated with the embedded regions is preserved. In accordance with an embodiment of the invention, the mobility of carriers in the channel of a PFET is enhanced by the combined effects of a shallow close proximity undoped SiGe region positioned in close alignment with the gate electrode and by a deeper *in situ* doped SiGe region that is not relaxed by a source/drain ion implantation. As explained more fully below, PFET 20 can be formed in a bulk silicon region, in a thin silicon layer on insulator (SOI), or in the substrate supporting the SOI.

**[0014]** FIGS. 2 - 13 schematically illustrate, in cross section, method steps in the fabrication of a stressed P-channel field effect transistor 40 in accordance with an embodiment of the invention. Various steps in the manufacture of field effect transistors are well known and so, in the interest of brevity, many conventional steps will only be mentioned briefly herein or will be omitted entirely without providing the well known process details. PFET 40 can be part of an integrated circuit that includes a large number of PFETs as well as N-channel FETs (NFETs), although in this illustrative embodiment only a single field effect transistor is shown. The other transistors used in the integrated circuit can include stressed as well as unstressed transistors.

**[0015]** As illustrated in FIG. 2, the fabrication of a stressed FET 40 in accordance with an embodiment of the invention begins with providing a semiconductor substrate 42. The semiconductor substrate is preferably a monocrystalline silicon substrate wherein the term "silicon substrate" is used herein to encompass the relatively pure silicon materials typically used in the semiconductor industry. Silicon substrate 42 may be a bulk silicon wafer or, as here illustrated, without limitation, as a SOI wafer including a thin layer of silicon 44 on an insulating layer 46 that, in turn, is supported by a silicon carrier wafer 48,. Preferably the silicon wafer has either a (100) or (110) orientation. The thickness of thin layer 44 depends on the type of integrated circuit being implemented, and can be, for example, about 50-120 nanometers (nm). The illustrated portion 50 of thin silicon layer 44 is doped with N-type impurity dopants. Portion 50 can be doped to the appropriate conductivity, for example, by ion implantation. Shallow trench isolation (STI) 52 is formed to electrically isolate individual devices from one another. As is well known, there are many processes that can be used to form the STI, so the process need not be described here in detail. In general, STI includes a shallow trench

that is etched into the surface of the semiconductor substrate and that is subsequently filled with an insulating material. The STI preferably extends through the thickness of the thin silicon layer to underlying insulator 46. After the trench is filled with the insulating material, the surface is usually planarized, for example by chemical mechanical planarization (CMP).

5 [0016] The method continues as illustrated in FIG. 3, in accordance with an embodiment of the invention, by forming a gate insulator 54 at surface 56 of silicon layer 44. Gate insulator 54 can be a silicon oxide, a high dielectric constant dielectric material, or the like, and can have a thickness of, for example, about 1-5 nm, although certain devices will require thicker or thinner gate insulators and/or gate insulators formed of multiple layers of the same or disparate materials. Preferably gate insulator 54 is silicon dioxide formed by  
10 the thermal oxidation of silicon layer 44. Alternatively, gate insulator 54 can be formed by chemical vapor deposition (CVD) or one of the variations of chemical vapor deposition such as low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), or the like. Formation of the gate insulator layer is followed by the deposition of a layer of gate electrode forming material 58 and a capping layer 60. Preferably the gate electrode forming material is undoped polycrystalline silicon deposited  
15 by CVD to a thickness of about 100 nm and the capping layer is silicon nitride deposited by LPCVD to a thickness of about 30 nm. The polycrystalline silicon can be deposited, for example, by the reduction of silane ( $\text{SiH}_4$ ) and the silicon nitride can be deposited, for example, by the reaction of dichlorosilane ( $\text{SiH}_2\text{Cl}_2$ ) and ammonia.

[0017] The method continues by patterning layer of gate electrode forming material 58 and capping layer  
20 60 to form a gate electrode 62 as illustrated in FIG. 4. The two layers can be patterned and etched using conventional photolithography and etch techniques. The polycrystalline silicon layer can be etched, for example, by plasma etching using a Cl or  $\text{HBr}/\text{O}_2$  chemistry and the silicon nitride can be plasma etched using a  $\text{CHF}_3$ ,  $\text{CF}_4$ , or  $\text{SF}_6$  chemistry. The side walls 64 of gate electrode 62 and the exposed surface of thin silicon layer 44 are thermally oxidized to grow a thin layer of silicon dioxide 66. The thin layer of silicon  
25 dioxide can be 3-4 nm in thickness and serves to protect the edge of the thin gate oxide at the base of gate electrode 62 and to separate the polycrystalline silicon from layers to be deposited in subsequent steps. Gate electrode 62 defines a channel region 68 of the FET as a portion of thin silicon layer 44 underlying the gate electrode.

[0018] The method in accordance with one embodiment of the invention continues as illustrated in FIG.  
30 5 by the formation of disposable side wall spacers on side walls 64 of gate electrode 62. The side wall spacers are formed on gate electrode 62 by depositing a layer of side wall forming material 70 such as a layer of silicon nitride. The silicon nitride, which can be deposited, for example to a thickness of about 8-18 nm by LPCVD, is deposited onto the remainder of capping layer 60 and thin layer of silicon dioxide 66.

[0019] Disposable side wall spacers 72 are formed as illustrated in FIG. 6 by anisotropically etching layer  
35 70 by reactive ion etching (RIE). The RIE leaves sidewall spacers 72 having a thickness of about 7-15 nm on the sides of gate electrode 62. The side wall spacers, capping layer 60 and STI 52 are used as an etch mask and recesses 74 are etched into the surface of thin silicon layer 44. The recesses are etched by plasma etching

using HBr/O<sub>2</sub> and Cl chemistry to a depth of about 40 nm. The recesses are etched in what will become the source and drain region of the field effect transistor. The recesses are self aligned to the gate electrode and in close proximity to the ends of channel region 68. Other portions of the integrated circuit for which recesses are not intended can be masked during the plasma etch by a patterned layer of photoresist (not illustrated).

5 [0020] Recesses 74 are filled with an undoped layer of stress inducing material 76 as illustrated in FIG. 7. The stress inducing material can be any pseudomorphic material that can be grown on the silicon layer with a different lattice constant than the lattice constant of silicon. The difference in lattice constant of the two juxtaposed materials creates a stress in the host material. The stress inducing material can be, for example, monocrystalline silicon germanium (SiGe) having about 10-35 atomic percent and preferably about 20-35  
10 atomic percent germanium. Preferably the stress inducing material is epitaxially grown by a selective growth process to a thickness that is sufficient to fill the recesses. Methods for epitaxially growing these materials on a silicon host in a selective manner are well known and need not be described herein. SiGe has a greater lattice constant than silicon and a compressive longitudinal stress is applied to the transistor channel. The compressive longitudinal stress increases the mobility of holes in the channel and hence improves the  
15 performance of a P-channel field effect transistor.

[0021] A second layer of disposable side wall spacer material (not illustrated) such as a layer of silicon nitride is blanket deposited overlying the gate electrode structure and the previously grown silicon germanium region 76. The second layer is anisotropically etched to form a second disposable side wall spacer 78 overlying side wall spacer 72 as illustrated in FIG. 8. The combined thickness of side wall spacer  
20 72 plus side wall spacer 78 is preferably about 20-30 nm. A second recess 80 is plasma etched into thin silicon layer 44 and SiGe region 76 using capping layer 60, sidewall spacer 78 and STI 52 as an etch mask. As before, other portions of the integrated circuit for which recesses are not intended can be masked during the plasma etch by a patterned layer of photoresist (not illustrated). The plasma etch is continued until the recess has a depth of at least about 80-100 nm but is terminated before the recess extends entirely through the  
25 thickness of thin silicon layer 44 to underlying insulator layer 46. At least a thin portion of silicon layer 44 remains at the bottom of the recess. The thin remaining portion will serve as a nucleating layer for the subsequent growth of stress inducing material as explained below. Recess 80 is thus self aligned to but spaced apart from gate electrode 62 and channel region 68.

[0022] As illustrated in FIG. 9, in accordance with an embodiment of the invention, recess 80 is filled  
30 with a stress inducing material 82. As with stress inducing material 76, stress inducing material 82 can be any pseudomorphic material that can be grown on the silicon layer with a different lattice constant than the lattice constant of silicon. Preferably the stress inducing material is the same as and is grown in the same manner as stress inducing material 76. Stress inducing material 82 can be, for example, monocrystalline silicon germanium (SiGe) having about 10-35 atomic percent and preferably about 20-35 atomic percent  
35 germanium. The SiGe can be grown to a sufficient thickness to at least fill recess 80 and is preferably impurity doped with boron to a doping concentration in the range of about  $1-3 \times 10^{20} \text{ cm}^{-3}$ .

5 [0023] After the selective growth of SiGe material 82, sidewall spacers 72 and 78 and capping layer 60 are stripped from the device as illustrated in FIG. 10. Using gate electrode 62 and STI 52 as ion implantation masks, boron ions are implanted into the exposed portion of thin silicon layer 44, SiGe region 76 and SiGe region 82 to form source and drain extensions and HALO implant 84. The implant forms a shallow impurity doped region near the surface of the silicon and silicon germanium regions. Portions of the integrated circuit that are not to be implanted with boron ions, such as the NFET portions of the IC, can be masked with a patterned photoresist layer (not illustrated).

10 [0024] As illustrated in FIG. 11, a further layer of silicon nitride or other side wall spacer forming dielectric material (not illustrated) is blanket deposited over gate electrode 62 and the surface of the STI, thin silicon layer and SiGe epitaxial regions. The further layer of side wall spacer forming material is anisotropically etched, for example by reactive ion etching, to form permanent side wall spacers 86 on sidewalls 66 of gate electrode 62. The permanent side wall spacers and STI 52 can be used as an ion implant mask to implant additional P-type impurity dopant ions into SiGe region 82. Again, those portions of the IC that are not to receive any additional P-type impurity ions can be masked by a layer of patterned photoresist.

15 Following the additional ion implantation, if such an implant is employed, the device receives a thermal anneal, preferably a rapid thermal anneal (RTA). The RTA activates any ion implantations that have been performed and causes out diffusion of dopant impurities from the in situ doped SiGe region 82 to form a source region 90 and a drain region 92.

20 [0025] Side wall spacers 86 can also be used to form self aligned silicide regions contacting the source region, drain region, and gate electrode as a first step in providing electrical contact to the various device regions. As illustrated in FIG. 12, a layer of silicide forming metal 94 such as a layer of cobalt, nickel, titanium, or the like is deposited over the surface of the device structure of FIG. 11. The layer of silicide forming metal is heated to react the metal with the underlying silicon or silicon germanium to form metal silicide electrical contacts 96, 97, 98 to the source region, drain region, and gate electrode, respectively, as

25 illustrated in FIG. 13. Metal that is not in contact with silicon or silicon germanium, such as metal located on STI 52 or on side wall spacers 86 does not react and can subsequently be removed by washing in a  $H_2O_2/H_2SO_4$  or  $HNO_3/HCl$  solution.

30 [0026] In the foregoing description recess 74 was etched and shallow embedded SiGe region 76 was grown before recess 80 was etched and deep impurity doped embedded SiGe region was grown. As illustrated in cross section in FIGS. 14-18 the order of these method steps can be reversed in accordance with a further embodiment of the invention. In accordance with this embodiment of the invention the method for fabricating a PFET 140 starts in the same manner as illustrated in FIGS. 2-4. As illustrated in FIG. 14, a layer of side wall spacer forming material 170 such as a layer of silicon nitride is deposited onto the structure of FIG. 4. The layer of silicon nitride should have a thickness of about 20-30 nm.

35 [0027] As illustrated in FIG. 15, layer 170 is anisotropically etched to form side wall spacers 172 on the edges of gate electrode 62. Side wall spacers 172, together with STI 52 and capping layer 60 are used to form an etch mask and a recess 174 is plasma etched into the surface of thin silicon layer 44. Recess 174 can



have a depth of at least about 80-100 nm but is terminated before the recess extends entirely through the thickness of thin silicon layer 44 to underlying insulator layer 46. At least a thin portion of silicon layer 44 remains at the bottom of the recess. Recess 174 is self aligned with but spaced apart from gate electrode 62 and channel region 68 by a thickness dependent on the width of side wall spacers 172.

5 [0028] Recess 174 is filled by selectively growing an embedded epitaxial layer of stress inducing material such as a layer 176 of SiGe as illustrated in FIG. 16. Preferably the SiGe comprises about 10-35 atomic percent germanium and most preferably comprises about 20-35 atomic percent germanium. Also, the SiGe is preferably in situ impurity doped with boron to a concentration of about  $1-3 \times 10^{20} \text{ cm}^{-3}$ . Layer 176 can be in situ doped by adding, for example, diborane to the reactant flow during the epitaxial growth of the  
10 SiGe.

[0029] Following the selective epitaxial growth of SiGe layer 176, side wall spacers 172 are removed and new side wall spacers 178 having a thickness less than the thickness of side wall spacers 172 are formed on the side walls of gate electrode 62. Side wall spacers 178 are formed in the same manner as previously described side wall spacers 72. Side wall spacers 178 can be formed of silicon nitride or other dielectric  
15 material and preferably have a thickness of about 7-15 nm. Side wall spacers 178, capping layer 60 and STI 52 are used as an etch mask and shallow recesses 180 are plasma etched into the surface of layer 176 of SiGe as illustrated in FIG. 17. Recesses 180 preferably have a depth of about 40 nm.

[0030] Recesses 180 are filled by selectively growing an embedded epitaxial layer of undoped stress inducing material such as a layer 182 of SiGe as illustrated in FIG. 18. Preferably the SiGe comprises about  
20 10-35 atomic percent germanium and most preferably comprises about 20-35 atomic percent germanium. The undoped SiGe is self aligned to the gate electrode and is in close proximity to the ends of channel 68. Further processing of PFET 140 proceeds in the same manner as illustrated in FIGS. 10-13.

[0031] FIGS. 19-22 illustrate, in cross section, method steps for fabricating a stressed PFET 240 in accordance with a further embodiment of the invention. In accordance with this embodiment of the invention  
25 a stressed PFET 240 is fabricated in the supporting substrate of a silicon on insulator (SOI) semiconductor substrate. The method for fabricating PFET 240 begins with providing a semiconductor substrate 242. As illustrated in FIG. 19, semiconductor substrate 242 includes a thin silicon layer 244 overlying an insulator layer 246 that, in turn, overlies a monocrystalline silicon substrate 248. Silicon layer 244 and silicon substrate 248 can be either (100) or (110) crystalline orientation, but preferably silicon layer 244 is (100)  
30 crystalline orientation and silicon substrate 248 is (110) crystalline orientation. Hole mobility is greater in silicon of (110) orientation than in silicon of (100) orientation and electron mobility is the opposite, being greater in silicon of (100) orientation than in silicon of (110) orientation. Regions of shallow trench isolation 252 are formed in the thin silicon layer and preferably extend through the thickness of layer 244 to insulator 246. The STI can be formed in the same manner as described above in the description of FIG. 2.

35 [0032] As illustrated in FIG. 20, a recess 254 is etched through one of the STI regions and through insulator layer 246 to expose a portion 256 of silicon substrate 248. A layer of patterned photoresist (not illustrated) can be used as an etch mask to define the etched area. Although a stressed PFET can be

fabricated in exposed portion 256 in accordance with a method similar to that illustrate above in FIGS. 2-13 or FIGS. 14-18, it is preferable to selectively grow an epitaxial silicon layer 258 filling recess 254 as illustrated in FIG. 21. Silicon layer 258 can be selectively grown by techniques known to those of skill in the art using exposed portion 256 to nucleate monocrystalline growth having the same crystalline orientation as silicon substrate 248. Filling recess 254 with epitaxial silicon provides a substantially planar surface 260 for subsequent fabrication of transistors in both the epitaxial silicon and in the remainder of silicon layer 244. Silicon layer 258 effectively becomes an extension of silicon substrate 248, having the same crystalline orientation and preferably a (110) crystalline silicon orientation. Having a (110) substrate or substrate extension allows the fabrication of a PFET that is a hybrid orientation transistor (HOT). A HOT device takes advantage of the enhanced hole mobility for a PFET available on a (110) substrate while NFETs are fabricated in the thin silicon layer having a (100) crystalline orientation in which electrons have relatively high mobility.

[0033] As illustrated in FIG. 22, in accordance with an embodiment of the invention, a P-channel HOT 290 is fabricated in silicon layer 258. HOT 290 can be fabricated in accordance with the method illustrated in FIGS. 2-13 or in accordance with the method illustrated in FIGS. 14-18. HOT 290 includes a layer of gate insulator 294, a gate electrode 296 formed on the gate insulator, a channel region 297 underlying gate electrode 296, a first embedded undoped epitaxial silicon germanium layer 298 grown in a recess 300, and a second impurity doped embedded epitaxial silicon germanium layer 302 formed in a second recess 304. In addition, in accordance with a further embodiment of the invention, a stressed PFET 292 can be fabricated in thin silicon layer 244 in accordance with the method illustrated in FIGS. 2-13 or in accordance with the method illustrated in FIGS. 14-18. In addition, although not illustrated, other PFETs and NFETs, either stressed or non stressed, can be fabricated in thin silicon layer 244 as necessary to implement the desired integrated circuit function.

[0034] While at least one exemplary embodiment has been presented in the foregoing detailed description, it should be appreciated that a vast number of variations exist. It should also be appreciated that the exemplary embodiment or exemplary embodiments are only examples, and are not intended to limit the scope, applicability, or configuration of the invention in any way. Rather, the foregoing detailed description will provide those skilled in the art with a convenient road map for implementing the exemplary embodiment or exemplary embodiments. It should be understood that various changes can be made in the function and arrangement of elements without departing from the scope of the invention as set forth in the appended claims and the legal equivalents thereof.

## CLAIMS

What is claimed is:

1. A stressed field effect transistor [40] comprising:
  - a silicon substrate [44];
  - 5 a gate insulator [54] overlying the silicon substrate;
  - a gate electrode [62] overlying the gate insulator;
  - a channel region [68] in the silicon substrate underlying the gate electrode;
  - a first embedded silicon germanium region [76] having a first thickness contacting the channel region; and
  - 10 a second embedded silicon germanium region [82] having a second thickness greater than the first thickness and spaced apart from the channel region.
2. The stressed field effect transistor of claim 1 wherein the first embedded silicon germanium region [76] comprises an undoped epitaxially grown layer of silicon germanium.
3. The stressed field effect transistor of claim 2 wherein the second embedded silicon germanium region [82] comprises an impurity doped epitaxially grown layer of silicon germanium.
- 15 4. A method for fabricating a stressed field effect transistor [40] including a monocrystalline silicon substrate [44], the method comprising the steps of:
  - depositing and patterning a layer of polycrystalline silicon [58] overlying the silicon substrate to form a gate electrode [62], the gate electrode defining a channel region [68] in the silicon substrate
  - 20 underlying the gate electrode;
  - depositing a first layer of spacer forming material [70] overlying the gate electrode;
  - anisotropically etching the first layer to form a first sidewall spacer [72] on the gate electrode;
  - etching a first recess [74] into the silicon substrate using the gate electrode and the sidewall spacer as an etch mask;
  - 25 epitaxially growing a first embedded silicon germanium layer [76] in the first recess;
  - forming a second sidewall spacer [78] on the first sidewall spacer;
  - etching a second recess [80] into the silicon substrate using the gate electrode and the second sidewall spacer as an etch mask;

epitaxially growing a second embedded silicon germanium layer [82] in the second recess; and

forming electrical contacts [96, 97, 98] to the gate electrode and to the second embedded silicon germanium layer.

5        5.     The method of claim 4 wherein the step of epitaxially growing a first embedded silicon germanium layer [76] comprises the step of epitaxially growing a first undoped embedded silicon germanium layer and wherein the step of epitaxially growing a second embedded silicon germanium layer [82] comprises the step of epitaxially growing an impurity doped embedded silicon germanium layer.

10       6.     The method of claim 4 wherein the step of epitaxially growing a first embedded silicon germanium layer [76] comprises the step of epitaxially growing a first embedded silicon germanium layer contacting the channel region.

7.     The method of claim 6 wherein the step of epitaxially growing a second embedded silicon germanium layer [82] comprises the step of epitaxially growing an embedded silicon germanium layer spaced apart from the channel region.

15       8.     The method of claim 4 wherein the step of epitaxially growing a first embedded silicon germanium layer [76] comprises the step of epitaxially growing a first embedded silicon germanium layer having a first thickness and wherein the step of epitaxially growing a second embedded silicon germanium layer [82] comprises the step of epitaxially growing a second embedded silicon germanium layer having a second thickness greater than the first thickness.

20       9.     A method for fabricating a stressed field effect transistor [40, 140] comprising the steps of:  
forming a silicon on insulator substrate [42] comprising a layer of silicon [44] on a layer of insulator [46] on a silicon substrate [48];

forming a gate electrode [62] overlying the layer of silicon;

epitaxially growing a first undoped silicon germanium layer [76, 182] embedded into the silicon layer and aligned with the gate electrode;

25       epitaxially growing a second impurity doped silicon germanium layer [82, 176] embedded into the silicon layer and spaced apart from the gate electrode.

30       10.    The method of claim 9 wherein the step of epitaxially growing a first undoped silicon germanium layer [182] comprises the step of epitaxially growing a first undoped silicon germanium layer embedded into the silicon layer and into a portion of the second impurity doped silicon germanium layer [176].

1 / 7




FIG. 1 20




FIG. 2 40




FIG. 3 40

217




FIG. 4

40




FIG. 5

40






FIG. 6


40



40



40



40

4 / 7




FIG. 10

40




FIG. 11

40




FIG. 12

40






FIG. 13

40




FIG. 14

140




FIG. 15




FIG. 16




FIG. 17




FIG. 18

717




FIG. 19




FIG. 20




FIG. 21




FIG. 22

INTERNATIONAL SEARCH REPORT

International application No  
PCT/US2007/020588

<p>A. CLASSIFICATION OF SUBJECT MATTER INV. H01L21/336</p> <p>According to International Patent Classification (IPC) or to both national classification and IPC</p>														
<p>B. FIELDS SEARCHED</p> <p>Minimum documentation searched (classification system followed by classification symbols) H01L</p> <p>Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched</p> <p>Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, INSPEC</p>														
<p>C. DOCUMENTS CONSIDERED TO BE RELEVANT</p> <table border="1"> <thead> <tr> <th>Category*</th> <th>Citation of document, with indication, where appropriate, of the relevant passages</th> <th>Relevant to claim No.</th> </tr> </thead> <tbody> <tr> <td>P, X</td> <td>US 2007/187767 A1 (YASUTAKE NOBUAKI [JP]) 16 August 2007 (2007-08-16) paragraphs [0053] - [0064]; figures 11,12</td> <td>1,2,4, 6-8</td> </tr> <tr> <td>X</td> <td>YASUTAKE N ET AL: "A High Performance pMOSFET with Two-step Recessed SiGe-S/D Structure for 32nm node and Beyond" SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006. ESSDERC 2006. PROCEEDING OF THE 36TH EUROPEAN, IEEE, PI, 19 September 2006 (2006-09-19), - 21 September 2006 (2006-09-21) pages 77-80, XP031046997 ISBN: 1-4244-0301-4 the whole document</td> <td>1,4,6-8</td> </tr> <tr> <td></td> <td style="text-align: center;">----- -/--</td> <td></td> </tr> </tbody> </table>			Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.	P, X	US 2007/187767 A1 (YASUTAKE NOBUAKI [JP]) 16 August 2007 (2007-08-16) paragraphs [0053] - [0064]; figures 11,12	1,2,4, 6-8	X	YASUTAKE N ET AL: "A High Performance pMOSFET with Two-step Recessed SiGe-S/D Structure for 32nm node and Beyond" SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006. ESSDERC 2006. PROCEEDING OF THE 36TH EUROPEAN, IEEE, PI, 19 September 2006 (2006-09-19), - 21 September 2006 (2006-09-21) pages 77-80, XP031046997 ISBN: 1-4244-0301-4 the whole document	1,4,6-8		----- -/--	
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.												
P, X	US 2007/187767 A1 (YASUTAKE NOBUAKI [JP]) 16 August 2007 (2007-08-16) paragraphs [0053] - [0064]; figures 11,12	1,2,4, 6-8												
X	YASUTAKE N ET AL: "A High Performance pMOSFET with Two-step Recessed SiGe-S/D Structure for 32nm node and Beyond" SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006. ESSDERC 2006. PROCEEDING OF THE 36TH EUROPEAN, IEEE, PI, 19 September 2006 (2006-09-19), - 21 September 2006 (2006-09-21) pages 77-80, XP031046997 ISBN: 1-4244-0301-4 the whole document	1,4,6-8												
	----- -/--													
<p><input checked="" type="checkbox"/> Further documents are listed in the continuation of Box C.      <input checked="" type="checkbox"/> See patent family annex.</p>														
<p>* Special categories of cited documents :</p> <table border="0"> <tr> <td>*A* document defining the general state of the art which is not considered to be of particular relevance</td> <td>*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</td> </tr> <tr> <td>*E* earlier document but published on or after the international filing date</td> <td>*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</td> </tr> <tr> <td>*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</td> <td>*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</td> </tr> <tr> <td>*O* document referring to an oral disclosure, use, exhibition or other means</td> <td>*&amp;* document member of the same patent family</td> </tr> <tr> <td>*P* document published prior to the international filing date but later than the priority date claimed</td> <td></td> </tr> </table>			*A* document defining the general state of the art which is not considered to be of particular relevance	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention	*E* earlier document but published on or after the international filing date	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone	*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.	*O* document referring to an oral disclosure, use, exhibition or other means	*&* document member of the same patent family	*P* document published prior to the international filing date but later than the priority date claimed			
*A* document defining the general state of the art which is not considered to be of particular relevance	*T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention													
*E* earlier document but published on or after the international filing date	*X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone													
*L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	*Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.													
*O* document referring to an oral disclosure, use, exhibition or other means	*&* document member of the same patent family													
*P* document published prior to the international filing date but later than the priority date claimed														
<p>Date of the actual completion of the international search 25 January 2008</p>		<p>Date of mailing of the international search report 11/02/2008</p>												
<p>Name and mailing address of the ISA/ European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016</p>		<p>Authorized officer Götz, Andreas</p>												

## INTERNATIONAL SEARCH REPORT

International application No

PCT/US2007/020588

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	WO 2006/074438 A (INTEL CORP [US]; CURELLO GUISEPPE [US]; SELL BERNHARD [US]; TYAGI SUNI) 13 July 2006 (2006-07-13) abstract; figures 8a-8f	1,4,6-8
Y	-----	2,3,5
Y	OTA K ET AL: "Scalable eSiGe S/D technology with less layout dependence for 45-nm generation" 2006 SYMPOSIUM ON VLSI TECHNOLOGY (IEEE CAT. NO. 06CH37743C) IEEE PISCATAWAY, NJ, USA, 13 June 2006 (2006-06-13), - 15 June 2006 (2006-06-15) page 2 pp., XP002466240 ISBN: 1-4244-0004-X figure 11	2,3,5
Y	-----	8,9
Y	ZHANG D ET AL: "Embedded SiGe S/D PMOS on thin body SOI substrate with drive current enhancement" VLSI TECHNOLOGY, 2005. DIGEST OF TECHNICAL PAPERS. 2005 SYMPOSIUM ON KYOTO, JAPAN JUNE 14-16, 2005, PISCATAWAY, NJ, USA, IEEE, 14 June 2005 (2005-06-14), pages 26-27, XP010818158 ISBN: 4-900784-00-1 figures 1,3	8,9
	-----	

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2007/020588

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2007187767 A1	16-08-2007	JP 2007214481 A	23-08-2007
WO 2006074438 A	13-07-2006	KR 20070089751 A	31-08-2007
		US 2006145273 A1	06-07-2006