



- (51) **International Patent Classification:**
H01L 23/60 (2006.01) *H01L 27/04* (2006.01)
- (21) **International Application Number:**
PCT/IB2011/052322
- (22) **International Filing Date:**
27 May 2011 (27.05.2011)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (71) **Applicant** (for all designated States except US): **FREESCALE SEMICONDUCTOR, INC.** [US/US]; 6501 William Cannon Drive West, Austin, Texas 78735 (US).
- (72) **Inventors; and**
- (75) **Inventors/Applicants** (for US only): **SOFER, Sergey** [IL/IL]; 4 Arthur Rubinstein Street, 75412 Rishon Lezion (IL). **GROISSMAN, Moty** [IL/IL]; Almog 18, 84848 Beer Sheva (IL). **NEIMAN, Valery** [IL/IL]; Rabbi Goren 9/23, 75281 Rishon Lezion (IL).
- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,


AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PE, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

(54) **Title:** INTEGRATED CIRCUIT DEVICE AND METHOD OF ENABLING THERMAL REGULATION WITHIN AN INTEGRATED CIRCUIT DEVICE

**FIG. 1**

(57) **Abstract:** An integrated circuit device (100) comprising at least one electrostatic discharge (ESD) clamp device (110). The at least one ESD clamp device (110) comprises a first channel input (112), a second channel input (114), and a control input (116) arranged to receive a control signal (115). The at least one ESD clamp device (110) is arranged to selectively operate in a conductive state in which the at least one ESD clamp device (110) permits current to flow between the first and second channel inputs (112, 114) thereof based at least partly on the received control signal (115). The integrated circuit device (100) further comprises at least one biasing module (130). The at least one biasing module (130) comprises at least one output (132) operably coupled to the control input (116) of the at least one ESD clamp device (110), and at least one input (134) arranged to receive a thermal regulation signal (145). The at least one biasing module (130) being arranged to apply a bias to the control signal (115) for the at least one ESD clamp device (110) based at least partly on the received thermal regulation signal (145).

Title: INTEGRATED CIRCUIT DEVICE AND METHOD OF ENABLING THERMAL REGULATION WITHIN AN INTEGRATED CIRCUIT DEVICE.

Description

Field of the invention

The field of this invention relates to an integrated circuit device and a method of enabling thermal regulation within an integrated circuit device.

Background of the invention

Modern integrated circuit device technology exhibits a temperature inversion effect whereby electrical signal paths are 'slower' at cold temperatures than at hot temperatures due to a combination of various MOSFET (metal oxide semiconductor field effect transistor) parameters. In particular, the conjunction of the following parameters, which influence the switching delay within MOSFET devices in different ways, generally contributes to such temperature inversion effects:

- Charge carrier mobility (which is a function of T^{-2} , the inverse square of the temperature, at gate bias corresponding to strong inversion);
- Threshold voltage (V_{th}) (which is a function of T^{-1} , the inverse temperature); and
- Sub-threshold or leakage current (a function of T);

where T represents the temperature.

Thus, the characteristics of an integrated circuit device are, at least partly, dependent on the temperature. During the conception of the integrated circuit device, the range of operating temperatures therefore has to be taken into account and the broader the operating temperature range the wider the variation in characteristics to be dealt with.

The operating temperature is not solely determined by the ambient temperature of the integrated circuit device since normal integrated circuit (IC) device operation causes device 'self-heating', i.e. the temperature of the device increases due to the thermal energy released during operation, to a temperature T above the ambient temperature T_{amb} , absent compensating cooling effects that is. Such self-heating during normal IC operation allows the junction temperature operating range for which an integrated circuit device is designed to be reduced. As a result, faster and easier design closure for the integrated circuit may be achieved. However, during a 'low power' period or at start-up of the integrated circuit device, the self-heating capabilities of the integrated circuit device may not be sufficient to be relied upon, e.g. the thermal energy released may not be sufficient to compensate for the loss of thermal energy to the surroundings or the device leading to cooling or the device may not have heated up.

Summary of the invention

The present invention provides an integrated circuit device and a method as described in the accompanying claims.

Specific embodiments of the invention are set forth in the dependent claims.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments described hereinafter.

Brief description of the drawings

Further details, aspects and embodiments of the invention will be described, by way of example only, with reference to the drawings. In the drawings, like reference numbers are used to identify like or functionally similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.

FIG. 1 shows a simplified block diagram of an example of an integrated circuit device.

FIG. 2 shows a simplified flowchart of an example of a method of enabling self-heating within an integrated circuit device.

Detailed description

An example of the present invention will now be described with reference to a simplified example of an integrated circuit device within which aspects of the present invention may be implemented. It will be appreciated that the present invention is not limited to the specific implementation illustrated in the drawings, and the simplified illustrated example is only intended to provide an aid to understanding the inventive concept. For example, for the illustrated example the integrated circuit device is illustrated as comprising a single electrostatic discharge (ESD) clamp device. However, as will be appreciated by a skilled artisan, an integrated circuit device may comprise any number of ESD clamp devices, and typically a plurality of such ESD clamp devices. Furthermore, whilst for the illustrated example the ESD clamp device comprises metal oxide field effect transistor (MOSFET), it will be appreciated that the present invention is not limited to being implemented with such an ESD clamp device. The present invention may equally be applied to alternative implementations of ESD clamp devices capable of being arranged to selectively operate in an at least partially conductive state, such as bipolar transistors or other clamp devices.

Furthermore, because the illustrated embodiments of the present invention may for the most part, be implemented using electronic components and circuits known to those skilled in the art, details will not be explained in any greater extent than that considered necessary, as illustrated below, for the understanding and appreciation of the underlying concepts of the present invention and in order not to obfuscate or distract from the teachings of the present invention.

Referring first to FIG. 1, there is illustrated a simplified block diagram of an example of an integrated circuit (IC) device 100 comprising at least one electrostatic discharge (ESD) clamp device 110. In the illustrated example, the ESD clamp device 110 comprises a metal oxide semiconductor field effect transistor (MOSFET), and comprises a first channel input 112 operably coupled to a first external contact 102 of the integrated circuit device 100 and a second channel input 114 operably coupled to a second external contact 104 of the integrated circuit device 100. In the illustrated example, the first external contact 102 comprises a voltage supply pin, and the second external contact 104 comprises a ground pin. The ESD clamp device 110 further comprises a control input 116 arranged to receive a control signal 115, and is arranged to

selectively operate in a conductive state in which the ESD clamp device 110 permits current to flow between the first and second channel inputs 112, 114 thereof, based at least partly on the received control signal 115.

ESD clamp devices, such as the ESD clamp device 110, are typically provided within integrated circuit devices to protect components of the integrated circuit devices from large current surges, etc., occurring on external contacts caused by electrostatic discharges or the like. To this end, the integrated circuit device 100 further comprises a trigger circuit 125 arranged to detect such a current surge, and to cause the ESD clamp device 110 to operate in a conductive state to permit the current surge to dissipate there through upon detection of the current surge. In this manner, the trigger circuit 125 and the clamp 110 as the ESD protection solution provide protection to functional components (not shown) of the integrated circuit device 100.

The integrated circuit device 100 of FIG. 1 further comprises at least one biasing module 130. The at least one biasing module 130 comprises at least one output 132 operably coupled to the control input 116 of the at least one ESD clamp device 110. The at least one biasing module 130 further comprises at least one input 134 arranged to receive a thermal regulation signal 145. The biasing module 130 is arranged to apply a bias to the control signal 115 for the at least one ESD clamp device 110 based at least partly on the received thermal regulation signal (145).

In this manner, the biasing module 130 may be arranged to cause the at least one ESD clamp device 110 to operate in an at least partially conductive state, for example by overriding at least partially the control of the trigger circuit 125, such that current flows there through. Accordingly, current flows from, in the case of the illustrated example, the supply pin 102 to the ground pin 104. However, the current may flow through other parts of the integrated circuit device 100, for example through the ESD clamp device 110 and associated interconnection lines, such as supply and ground lines connecting supply pin 102 and the ESD clamp input 112 and ground pin 104 and ESD clamp output 114. The current will result in at least some heating up of the ESD clamp device 110 and the interconnection lines. As a result, by causing such current flow to take place, the junction temperature for functional components (not shown) of the integrated circuit device 100 may be increased, for example in order to raise the junction temperature of the integrated circuit device to within a desired junction temperature operating range therefor, e.g. to be above a lower limit of a predefined operating temperature range with a lower limit $T_{\min}$ and an upper limit $T_{\max}$.

In the example illustrated in FIG. 1, the thermal regulation signal 145 comprises an indication of a junction temperature for the integrated circuit device 100. In this manner, the biasing module 130 may be arranged to cause the at least one ESD clamp device 110 to operate in an at least partially conductive state based at least partially on the received indication of a junction temperature for the integrated circuit device 100.

In some examples, the biasing module 130 may be arranged to apply a bias to the control signal 115 for the at least one ESD clamp device 110 to cause the ESD clamp device 110 to operate in an at least partially conductive state upon an indicated junction temperature 145 for the integrated circuit device 100 being less than a threshold value.

In this manner, when the indicated junction temperature 145 is determined as being below the threshold value T_{TH} , such as may be the case when the integrated circuit device 100 is initially powered up or during periods of low power consumption for the integrated circuit device 100, the biasing module 130 is arranged to cause the at least one ESD clamp device 110 to operate in an at least partially conductive state, such that current is able to flow there through. Thus, in this manner, during such periods of indicated low temperature, current is able to, and when properly connected to a power supply and ground does, flow from, in the case of the illustrated example, the supply pin 102 to the ground pin 104. The current flow will generate thermal energy and hence, (unless there is a loss of thermal energy, due to e.g. a cooling system),, the current flow through the ESD clamp device 110 will result in at least some heating up of the ESD clamp device 110, and this heat will spread through the other parts of the integrated circuit 100, especially in case the ESD clamp device 110 is on the same die as the other parts. As a result, by causing such current flow to take place during periods of low temperature, the junction temperature for functional components (not shown) of the integrated circuit device 100 may be increased, for example in order to raise the junction temperature of the integrated circuit device to within a desired junction temperature operating range therefor.

Significantly, by utilising ESD clamp devices, additional heating elements are not required to be included within the integrated circuit device 100. As a result, no significant real estate overhead is required to provide the heating effect during periods of low temperature, such as may be the case when the integrated circuit device 100 is initially powered up or during periods of low power consumption for the integrated circuit device 100.

The current may be enabled, and hence heating may be applied at any suitable point in time. For example, the heating may for example be applied during the power-up of the integrated circuit device, or during exiting from a low power period. Thereby, the impact on the functioning of other parts of the integrated circuit may be reduced, or completely avoided. For example, in some examples, operation during normal device functioning may cause a power supply voltage sag due to the high current draw from the voltage supply pin 102. As a result, sensitive integrated circuit device modules may malfunction, and an unacceptably high power consumption may occur.

junction temperature operating range

In some examples, the threshold value may be configured to correspond to, or be representative of, a minimum temperature value for a junction temperature operating range of the integrated circuit device 100. In this manner, the biasing module 130 may be arranged to cause current to flow through the ESD clamp device 110 when the indicated temperature drops below the minimum temperature value for the junction temperature operating range of the integrated circuit device 100.

Alternatively, the threshold value may be configured to be substantially representative of a temperature greater than the minimum operating temperature value T_{min} , e.g. be above by a tolerance margin ΔT_{min} . In this manner, the biasing module 130 may be arranged to cause current to flow through the ESD clamp device 110 before the indicated temperature drops below the

minimum temperature value $T_{\min}$ for the junction temperature operating range of the integrated circuit device 100.

Thus, by causing current to flow through the ESD clamp device 110 in this manner, the junction temperature for the functional components (not shown) of the integrated circuit device may be substantially maintained within the junction temperature operating range of the integrated circuit device 100.

The biasing module 130 may be arranged to apply a bias to the control signal 115 for the ESD clamp device 110 to cause the ESD clamp device 110 to operate in a pinch-off mode, in which moderated current flow is permitted between the first and second channel input 112, 114 thereof, upon an indicated junction temperature 145 for the integrated circuit device 100 being less than a threshold value. In this manner, by causing moderated current flow through the ESD clamp device 110, i.e. by maintaining at least some resistance between the first and second channel input 112, 114 of the ESD clamp device 110, the amount of thermal energy released by the current flow will be increased.

In the illustrated example, the biasing module 130 comprises a control module 150 that is arranged to receive the indication 145 of a junction temperature T for the integrated circuit device 100, and compare the received indication 145 to a threshold value T_{TH} . The control module 150, is further arranged to cause a bias to be applied to the control signal 115 for the at least one ESD clamp device 110 to cause the ESD clamp device 110 to operate in an at least partially conductive state, upon the indicated junction temperature 145 for the integrated circuit device 100 being less than the threshold value.

In particular for the illustrated example, the control module 150 is operably coupled to a memory element 152 and arranged to retrieve the threshold value T_{TH} with which the received indication 145 of a junction temperature is compared from the memory element 152. In some examples, the memory element 152 may comprise a programmable memory element, such as a programmable register or the like. For example, the memory element 152 may comprise fuse-based coding. In this manner, the threshold value T_{TH} may be configured post-fabrication of the integrated circuit device 100.

In the illustrated example, the biasing module 130 comprises a switching element comprising a first MOSFET 154. The first MOSFET 154 is coupled with its source node to the common supply net, which in the illustrated example comprises the voltage supply pin 102. The first MOSFET 154 is further coupled with its drain node to a second MOSFET 156, having a diode-like connection and serving as a diode element. In this manner, the first MOSFET 154 is arranged to selectively couple the second MOSFET 156 to the voltage supply 102. An anode (+) of the second MOSFET 156 is coupled to the drain of the first (switch) MOSFET 154. A cathode (-) of the second MOSFET 156 is coupled to the output 132 of the biasing module 130.

The control module 150 is operably coupled to a gate node of the first MOSFET 154, operating as a switching element, and is arranged to provide a control signal 153 to the first MOSFET 154 based at least partly on the received thermal regulation signal 145. In this manner, the first MOSFET 154 enables pulling up of the output voltage 132 of the biasing module 130 when

the enabling signal (with inverse polarity in the example of FIG. 1) is received from the control module 150.

Thus, when the first (switch) MOSFET 154 receives an enabling signal from the control module 150, the anode of the second (diode) MOSFET 156 is coupled to the voltage supply pin 102. As a result, a voltage that is approximately equal to the voltage supply pin 102 (VDD), less the threshold voltage of the second (diode) MOSFET 156 ($V_{THdiode}$), is provided to the output voltage 132 of the biasing module 130. This output voltage 132 is applied between the source and the drain nodes (channel inputs 112, 114) of the ESD clamp transistor 110, thereby enabling current flow through the ESD clamp transistor 110. Specifically, the output voltage 132 of the biasing module 130 is significantly lower than the supply voltage (VDD), and as such will enable a moderated current flow through the ESD clamp transistor 110, substantially avoiding too great a current demand on an external power supply (not shown).

In the illustrated example, the biasing module 130 comprises a small clamp gate biasing circuit and simple control module. As a result, the additional real estate required for such a biasing circuit is only small.

In the illustrated example, the indication 145 of a junction temperature is provided by a thermal sensor 140, for example comprising a thermal diode or the like. The thermal sensor 140 has been illustrated as comprising a functional unit to the biasing module 130. However, in some examples, the thermal sensor 140 may be equally incorporated within the biasing module 130, with the indication of a junction temperature comprising a temperature detected by the incorporated thermal sensor.

Thus, an integrated circuit device 100 has been described comprising at least one ESD clamp device and at least one biasing module that are arranged to cause a heating effect within the integrated circuit device 100 when an indicated temperature is below a threshold value. In this manner, an improved technique of providing heating within the integrated circuit device 100 during periods of low temperature, such as when the integrated circuit device 100 is initially powered up or during periods of low power consumption for the integrated circuit device 100, is provided. Examples utilise existing ESD clamp devices within the integrated circuit device 110, thereby enabling the junction temperature of the integrated circuit device to be maintained within an junction temperature operating range therefor without a need for significant additional heating elements to be included within the integrated circuit device. As a result, a shorter junction temperature operating range for the integrated circuit device 100 may be implemented without significant additional real estate overhead requirements, thereby decreasing the design complexity and enabling a faster and easier design closure for the integrated circuit device 100 to be achieved.

Referring to FIG. 2, there is illustrated a simplified flowchart 200 of an example of a method of enabling self-heating within an integrated circuit device. The method starts at 210, for example with a powering up of the integrated circuit device, and moves on to 220 where a thermal regulation signal, which for the illustrated example comprises an indication of a junction temperature T for the integrated circuit device, is received or obtained. The received indication is then compared with a threshold value T_{TH} , at 230. If the received indication is below the threshold value, $T > T_{TH}$, the

method moves on to 240, where a bias is applied to a control signal for at least one ESD clamp device of the integrated circuit device to cause the at least one ESD clamp device to operate in an at least partially conductive state. The method then loops back to 220. Conversely, if the received indication is above the threshold value, the method moves on to 250, where no such bias is applied to the control signal for the at least one ESD clamp device.

In the foregoing specification, the invention has been described with reference to specific examples of embodiments of the invention. It will, however, be evident that various modifications and changes may be made therein without departing from the broader scope of the appended claims, which thus are not limited to the specific examples shown.

Those skilled in the art will recognize that the boundaries between logic blocks are merely illustrative and that alternative embodiments may merge logic blocks or circuit elements or impose an alternate decomposition of functionality upon various logic blocks or circuit elements. Thus, it is to be understood that the architectures depicted herein are merely exemplary, and that in fact many other architectures can be implemented which achieve the same functionality. For example, for clarity, the biasing module 130 has been illustrated and herein described as comprising a separate function entity to the ESD trigger circuit 125. However, in some examples, at least parts of the biasing module 130 may be integrated within the trigger circuit 125.

Any arrangement of components to achieve the same functionality is effectively 'associated' such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as 'associated with' each other such that the desired functionality is achieved, irrespective of architectures or intermediary components. Likewise, any two components so associated can also be viewed as being 'operably connected', or 'operably coupled', to each other to achieve the desired functionality.

Furthermore, those skilled in the art will recognize that boundaries between the above described operations merely illustrative. The multiple operations may be combined into a single operation, a single operation may be distributed in additional operations and operations may be executed at least partially overlapping in time. Moreover, alternative embodiments may include multiple instances of a particular operation, and the order of operations may be altered in various other embodiments.

Also for example, in one embodiment, the illustrated examples may be implemented as circuitry located on a single integrated circuit or within a same device. For example, and as illustrated in FIG. 1, the thermal regulation signal 145 may originate (e.g. be generated) within the same integrated circuit device as the biasing module 130. Alternatively, the examples may be implemented as any number of separate integrated circuits or separate devices interconnected with each other in a suitable manner. For example, in other example embodiments, the thermal regulation signal 145 may originate within a different integrated circuit device or different discrete device. Furthermore, the integrated circuit device may comprises one or more dies on which electronic circuits, such as logic circuits and/or analog circuits are provided, and which are packaged in the same package. The shown examples may e.g. be implemented on the same die or

on different dies. For instance, two or more, such as all, of the the ESD clamp device 110, biasing module 130, control module 150, thermal sensor 140, trigger circuit 125 may be provided on the same die.

However, other modifications, variations and alternatives are also possible. The specifications and drawings are, accordingly, to be regarded in an illustrative rather than in a restrictive sense.

In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word 'comprising' does not exclude the presence of other elements or steps then those listed in a claim. Furthermore, the terms 'a' or 'an,' as used herein, are defined as one or more than one. Also, the use of introductory phrases such as 'at least one' and 'one or more' in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles 'a' or 'an' limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the same claim includes the introductory phrases 'one or more' or 'at least one' and indefinite articles such as 'a' or 'an'. The same holds true for the use of definite articles. Unless stated otherwise, terms such as 'first' and 'second' are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements. The mere fact that certain measures are recited in mutually different claims does not indicate that a combination of these measures cannot be used to advantage.

Claims

1. An integrated circuit device (100), comprising:
 - at least one electrostatic discharge, ESD, clamp device (110); the at least one ESD clamp device (110) comprising:
 - a first channel input (112);
 - a second channel input (114); and
 - a control input (116) arranged to receive a control signal (115),
 - the at least one ESD clamp device (110) being arranged to selectively operate in a conductive state in which the at least one ESD clamp device (110) permits current to flow between the first and second channel inputs (112, 114) thereof based, at least partly, on the received control signal (115);
 - at least one biasing module (130) comprising:
 - at least one output (132) operably coupled to the control input (116) of the at least one ESD clamp device (110); and
 - at least one input (134) arranged to receive a thermal regulation signal (145),
 - the at least one biasing module (130) being arranged to apply a bias to the control signal (115) for the at least one ESD clamp device (110) based at least partly on the received thermal regulation signal (145).
2. The integrated circuit device (100) of Claim 1, wherein the thermal regulation signal (145) comprises an indication of a junction temperature for the integrated circuit device (100).
3. The integrated circuit device (100) of Claim 2, wherein the at least one biasing module (130) is arranged to apply a bias to the control signal (115) for the at least one ESD clamp device (110) to cause the ESD clamp device (110) to operate in an at least partially conductive state, upon an indicated junction temperature (145) for the integrated circuit device (100) being less than a threshold value (152).
4. The integrated circuit device (100) of Claim 3, wherein the at least one biasing module (130) is arranged to apply a bias to the control signal (115) for the at least one ESD clamp device (110) to cause the ESD clamp device (110) to operate in a pinch-off mode in which moderated current flow is permitted between the first and second channel input (112, 114) thereof, upon an indicated junction temperature (145) for the integrated circuit device (100) being less than a threshold value (152).
5. The integrated circuit device (100) of any of preceding Claims 2 to 4, wherein the at least one biasing module (130) further comprises a control module (150) arranged to:
 - receive an indication (145) of a junction temperature for the integrated circuit device (100);
 - compare the received indication (145) to a threshold value (152); and

cause a bias to be applied to the control signal (115) for the at least one ESD clamp device (110) based at least partly on the received indication (145) of the junction temperature for the integrated circuit device (100).

6. The integrated circuit device (100) of Claim 5, wherein the control module (150) is operably coupled to a programmable memory element (152) and arranged to retrieve the threshold value with which the received indication (145) of a junction temperature is compared from the programmable memory element (152).

7. The integrated circuit device (100) of Claim 5 or Claim 6, wherein the control module (150) further comprises a switching element (154) arranged to selectively couple an anode of a diode element (156) to a common supply net (102) in accordance with a control signal (153) received from the control module (150).

8. The integrated circuit device (100) of Claim 7, further comprising a cathode of the diode element (156) being coupled to the output (132) of the biasing module (130).

9. The integrated circuit device (100) of any preceding Claim, wherein the ESD clamp device (110) comprises a metal oxide semiconductor field effect transistor.



10. The integrated circuit device (100) of any preceding Claim, wherein the threshold value (152) is configured to correspond to a minimum temperature value for an junction temperature operating range of the integrated circuit device (100).

11. The integrated circuit device (100) of any preceding Claim, wherein the first channel input (112) of the ESD clamp device (110) is operably coupled to a first external contact (102) of the integrated circuit device (100), and the second channel input (114) of the ESD clamp device (110) is operably coupled to a second external contact (104) of the integrated circuit device (100).

12. A method (200) of thermal regulation within an integrated circuit device, the method comprising:

receiving a thermal regulation signal (220); and

applying a bias to a control signal for at least one electrostatic discharge, ESD, clamp device (110) based at least partly on the received thermal regulation signal (240), which causes the at least one ESD clamp device permits current to flow between first and second channel inputs (112, 114) of the ESD clamp device.

**FIG. 1****FIG. 2**

A. CLASSIFICATION OF SUBJECT MATTER***H01L 23/60(2006.01)i, H01L 27/04(2006.01)i***

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

H01L 23/60; H01L 21/428; H03H 11/26; G01N 27/02; G11C 7/04

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models

Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

eKOMPASS(KIPO internal) & Keywords: thermal regulation, ESD clamp device, biasing module.

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 2007-0200608 A1 (DAVID FANG et al.) 30 August 2007 See figure 1 and paragraphs 33-40.	1-12
Y	US 2009-0003109 A1 (TYLER THORP et al.) 01 January 2009 See abstract, figures 1, 3-5, paragraphs 19-20, and claim 1.	1-12
A	US 5440520 A (JOSEPH D. SCHUTZ et al.) 08 August 1995 See figures 2 and 3.	1-12
A	US 2006-0090541 A1 (JEREMY THEIL) 04 May 2006 See figure 2 and paragraphs 25-29.	1-12



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search

22 DECEMBER 2011 (22.12.2011)

Date of mailing of the international search report

27 DECEMBER 2011 (27.12.2011)

Name and mailing address of the ISA/KR

Korean Intellectual Property Office
Government Complex-Daejeon, 189 Cheongsa-ro,
Seo-gu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

LEE, SUNG JOON

Telephone No. 82-42-481-8501



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/IB2011/052322

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2007-0200608 A1	30.08.2007	US 7411436 B2	12.08.2008
US 2009-0003109 A1	01.01.2009	US 2010-0271894 A1 US 7773446 B2 US 8004919 B2	28.10.2010 10.08.2010 23.08.2011
US 5440520 A	08.08.1995	None	
US 2006-0090541 A1	04.05.2006	US 7096716 B2	29.08.2006