A DRAM module and a method of replacing a damaged DRAM cell in the DRAM module with a SRAM. The DRAM module has at least a non-volatile memory and a DRAM control logic circuit. In the process of replacing the damaged DRAM with the SRAM, the damaged address data is compared to DRAM address data. If the data are consistent, the address of the SRAM is used to access data. Meanwhile, the output enabling signal of the DRAM cell is turned off. It can thus assist the computer to correctly find the good DRAM cell for data access, so as to ensure a normal operation of the computer.
FIG. 1 (PRIOR ART)

FIG. 3
DRAM MODULE AND METHOD OF USING SRAM TO REPLACE DAMAGED DRAM CELL

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application claims priority from the parent application Ser. No. 09/726,473 filed Nov. 30, 2000.

BACKGROUND OF THE INVENTION

[0002] 1. Field of the Invention

[0003] The invention relates in general to a dynamic random access memory (DRAM) module and a method of using a static random access memory (SRAM) to replace the damaged DRAM cell in the DRAM module.

[0004] 2. Description of the Related Art

[0005] In the development of the personal computer, the DRAM plays a very important role. From the early unit of kilobyte to the current unit of Megabyte, the memory capacity has been continuously expanded. Plus that the processing speed of the central processing unit (CPU) keeps increasing, the data process and operation capability of the modern computer has been greatly advanced. The capacity of DRAM is an indicate the processing capability of the CPU. With a large capacity of the DRAM, more data can be processed, and more programs can be open at a time for the computer.

[0006] FIG. 1 shows a conventional DRAM module. The data access method is described as follows. During a reading operation, the DRAM control logic circuit 20 receives an address data from a system bus 25. The address data is decoded and compared to the address data in the DRAM 10. When the DRAM control signal is a reading command, the DRAM puts the data of this address in the system bus 25 via the DRAM control logic circuit 20 to complete the reading operation.

[0007] In a writing operation, the DRAM control logic circuit 20 receives an address data from the system bus. The address data is decoded and compared to the address of the DRAM 10. When the DRAM control signal is a write command, the DRAM 10 puts the data in the system bus 25 to the address via the DRAM control logic circuit 20 to complete the write operation.

[0008] However, when one of the DRAM module is damaged, error will occur in the data stored therein, or incorrect data will be stored. The whole module thus has to be abandoned and replaced by a new DRAM module to retrieve the normal operation of the computer. Or alternatively, if some of the memory cells are damaged while fabricating the DRAM in the manufacture, these damaged DRAMs with defects cannot be used to fabricate the DRAM module. The abandonment is inevitable to cost a great loss. The above conventional DRAM module cannot be applied while damaged memory cell occurs to cause a great waste.

SUMMARY OF THE INVENTION

[0009] The invention provides a DRAM module with a SRAM to replace a damaged DRAM cell, and a method of the same. The damaged address data is compared to a DRAM address data. When the damaged address data is identical to the DRAM address data, an address of a SRAM is used for data access, and an output enabling signal of the DRAM is turned off.

[0010] The above DRAM module with the SRAM to replace the damaged DRAM cell comprises at least a non-volatile memory and a DRAM control logic circuit.

[0011] The non-volatile memory is used as an initial program lead. The method of using a SRAM to replace a damaged DRAM cell of the present invention is described as follows. A plurality of damaged address data is pre-stored. A plurality of damaged address data is compared with a DRAM address data, and at least a signal for disabling at least one output enabling signal is generated in response to a match of one of the damaged address data with the DRAM address data.

[0012] A means for identifying and comparing a plurality of address data is coupled to the non-volatile memory, the DRAM, and the SRAM. While receiving the address data of the DRAM, the damaged address data are compared to the address data of the DRAM to output a match signal. The DRAM control logic circuit is coupled to a system bus, the means for identifying and comparing a plurality address data, the DRAM and the SRAM for receiving the address data, the DRAM control signal and the data signal. According to the DRAM control signal, the data signal is accessed in the SRAM. Alternatively, the data signal is written in the means for identifying and comparing a plurality of address data according to the DRAM control signal and the address data of the DRAM.

[0013] The invention uses a SRAM to replace the damaged DRAM cell. The damaged address data is compared to address data of the DRAM to output the match data to enable the certain address of the SRAM. Meanwhile, the output enabling signal of the DRAM is turned off.

[0014] In addition, the step of removing the surface portion of the substrate to have the substrate coplanar with the oxide layer in the trench does not damage the substrate surface around the trenches.

[0015] Both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention, as claimed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0016] FIG. 1 shows a conventional DRAM module;

[0017] FIG. 2 shows a connection between a means for identifying and comparing a plurality of address data and a SRAM; and

[0018] FIG. 3 is a block diagram showing a DRAM module using a SRAM to replace the damaged DRAM cell.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0019] Referring to FIG. 2, a connection between a means for identifying and comparing a plurality of address data 30, and a SRAM 40 is illustrated. The means for identifying and comparing a plurality of address data 30 comprises for example, but not limited to, a content addressable memory.
However it is highly preferable that the identification and/or comparison of the address data is implemented by identifying and/or comparing their content. The means for identifying and comparing a plurality of address data 30 can receive a data word as the input (A₀–An). When the data stored in the means for identifying and comparing a plurality of address data 30 is the same as the data word, a match signal is generated to indicate that the data of the address and the data word are the same. The means for identifying and comparing a plurality of address data 30 can be used as a normal SRAM for data access. However, the means for identifying and comparing a plurality of address data 30 is more complicated compared to the SRAM 40. The circuit structure of the SRAM 40 includes selecting the bit lines (D₀–Dn) to read or write the data in the memory cell.

[0020] In this embodiment, during the write cycle, the damaged address data can be written into the means for identifying and comparing a plurality of address data 30. The operation for this step is the same as the operation of a SRAM. That is, one word line (CAM WL₀–CAM WLn) is selected, and the damaged address data is stored in the bit line (A₀–An) and written into the memory cell. In a non-comparison cycle, all the match signals will be precharged to a high voltage. In a comparison cycle, all the word lines are turned off, and a DRAM address data used for comparison is put in the bit lines (A₀–An). If one of the damaged address data is the same as the DRAM address, a certain match signal is grounded, while other match signals are maintained at a high voltage. Being grounded, the certain match signal is going through a reverse amplifier 60 and becomes an input for one of the word line (SRAM WL₀–SRAM WLn) of the SRAM 40. The data access can be operated in a SRAM cell that the word line refers to the bit lines (D₀–Dn). In addition, a parity bit 50 is disposed in the memory cells of the means for identifying a plurality of address 30 to provide a better modification of the above circuit. When the data of the memory cell is the damaged address data, the parity bit position digital signal is ‘0’. When the data of the memory cells is meaningless, the parity bit position digital signal is ‘0’. The digital signal ‘1’ is disposed on the bit line (A₀) corresponding to the parity bit 50. Only when the damaged address data is the same as the DRAM address data, and the digital signal is ‘1’, the certain match signal is operated. This is to prevent the mistake occurring when the meaningless data is the same as the DRAM address data.

[0021] In FIG. 3, a preferred embodiment of a DRAM module 180 using a SRAM to replace a damaged DRAM cell is illustrated. When the power is on, a power up pulse is generated. This pulse defines a pulse cycle to pre-store the damaged address data in an address recorder 110. The address recorder 110 comprises an electrically programmable read only memory, an electrically erasable programmable read only memory such as a flash memory, a programmable logic array, or a programmable fuse, for example. The damaged address data is then input to the means for identifying and comparing a plurality of address data 120 by the power up signal. Each damaged address datum comprises a parity bit. The DRAM control logic circuit 130 receives a DRAM address datum from the system bus 160. The DRAM address datum is compared to the damaged address data stored in the means for identifying and comparing a plurality of address data 120. When one of the damaged address data is the same as the DRAM address datum, one certain match signal will enable a certain address of the SRAM, and this certain match signal will disable the output enabling signal of the DRAM. The DRAM control logic circuit 130 then receives and outputs a DRAM control signal and a data signal from the system bus 160. After receiving the DRAM control signal, the SRAM 140 can access the data signal. Since the DRAM 150 output enabling signal has been disabled, the DRAM cannot access the data signal. When the DRAM address datum is different from any of the damaged address data, the certain match signal cannot enable the SRAM. The certain match signal enables the output enabling signal of the DRAM. The DRAM control logic circuit 130 then receives the DRAM control signal and the data signal from the system bus 160 and outputs these signals. According to the DRAM address data, the DRAM 150 and the received DRAM control signal, the DRAM 150 can thus access the data signal. Since the SRAM 150 is not enabled by the certain match signal, therefore, it cannot access the data signal.

[0022] In this invention, the means for identifying and comparing a plurality of address data 120 is provided to enhance the performance of the non-volatile memory 110 and the system, so that the speed for memory access of the system can be improved. If the speeds of non-volatile memory 110 and the system can be matched with each other, the means for identifying and comparing a plurality of address data 120 can be removed from the system, while the comparing function can be performed by the DRAM control logic circuit 130.

[0023] Using the SRAM to replace the damaged DRAM, the damaged address data can be pre-stored in the non-volatile memory. Via the means for identifying a plurality of address by their content, the damaged address data is compared to the DRAM address data. If the data are the same, the address of SRAM is used for data access, and the output enabling signal of the DRAM is disabled.

[0024] Other embodiments of the invention will appear to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples to be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.

What is claimed is:

1. A DRAM module using a SRAM to replace a damaged DRAM cell, the DRAM module coupled to a system bus and being activated by a power up signal, comprising:
   - an address recorder, to pre-store a plurality of damaged address data, and to output the damaged address data by a power up signal;
   - a means for identifying and comparing a plurality of address, coupled to the address recorder, to write the damaged address data therein, and to receive a DRAM address data to compare to the damaged address data to output a match signal, wherein the comparison of address data is implemented by comparing the content of the address data;
   - a SRAM, coupled to the means for identifying and comparing a plurality of address to receive the match signal, and to access a data signal according to the match signal and a DRAM control signal;
a DRAM, coupled to the means for identifying and comparing a plurality of address to receive the match signal and the DRAM address data, and to access the data signal according to the match signal, the DRAM address signal and the DRAM control signal; and

a DRAM control logic circuit, coupled to the system bus, the means for identifying and comparing a plurality of address, the DRAM control signal and the data signal, to perform one of the following operations:

data signal access in the SRAM;

data signal access in the DRAM; and

data written into the means for identifying and comparing a plurality of address.

2. The DRAM module according to claim 1, wherein the address recorder comprises a flash memory.

3. The DRAM module according to claim 1, wherein the address recorder comprises an electrically erasable programmable read only memory.

4. The DRAM module according to claim 1, wherein the address recorder comprises an electrically programmable read only memory.

5. The DRAM module according to claim 1, wherein the address recorder comprises a programmable logic array.

6. The DRAM module according to claim 1, wherein the address recorder comprises a programmable fuse.

7. The DRAM module according to claim 1, wherein the damaged address data are written in the means for identifying and comparing a plurality of address by a software.

8. The DRAM module according to claim 1, wherein when the DRAM address data is the same as one of the damaged address data, the match signal is activated to enable a certain address of the SRAM, and to disable an output enabling signal of the DRAM.

9. The DRAM module according to claim 1, wherein when the DRAM address data is not the same as any of the damaged address data, the match signal is disabled, so that the DRAM is operated normally without enabling the SRAM.

10. The DRAM module according to claim 1, wherein the damaged address data provides a parity bit to determine whether the damaged address data are either valid or invalid data.

11. The DRAM module according to claim 10, wherein when the damaged address data are invalid data, the parity bit disables the match signal.

12. An apparatus using a SRAM to replace a damaged DRAM cell, coupled to a SRAM, a DRAM and a system bus, the apparatus comprising:

an address recorder, to pre-store a plurality of damaged address data;

a means for identifying and comparing a plurality of address, coupled to the address recorder, the SRAM and the DRAM, to compare the damaged address data with a DRAM address data to output a match signal,

wherein the comparison of the damaged address is implemented by comparing the content of the address data; and

a DRAM control logic circuit, coupled to the system bus, the means for identifying and comparing a plurality of address, the DRAM and the SRAM, to receive the DRAM address data and a DRAM control signal and a data signal.

13. The apparatus according to claim 12, wherein, the DRAM control logic circuit at least perform one of the following operations:

data signal processing in the SRAM;

data signal processing in the DRAM; and

writing the data signal in the content addressable memory.

14. A method of using a SRAM to replace a damaged DRAM cell, comprising

pre-storing a plurality of damaged address data into an address recorder; and

coupling the address recorder with a means for identifying and comparing a plurality of address, the SRAM and the DRAM, wherein the damaged address data is compared with a DRAM address data comparing their content to output a match signal.

15. The apparatus according to claim 14, wherein the damaged address data comprises a flash memory.

16. The apparatus according to claim 14, wherein damaged address data comprises an electrically erasable programmable read only memory.

17. The apparatus according to claim 14, wherein the damaged address data comprises an electrically programmable read only memory.

18. The apparatus according to claim 14, wherein the damaged address data comprises a programmable logic array.

19. The apparatus according to claim 14, wherein the damaged address data comprises a programmable fuse.

20. The apparatus according to claim 14, wherein the damaged address data are written into the means for identifying and comparing a plurality of address by a software.

21. The apparatus according to claim 14, wherein when the DRAM address data is the same as one of the damaged address data, the match signal is activated to enable a certain address of the SRAM, and an output enabling signal of the DRAM is disabled.

22. The apparatus according to claim 14, wherein when the DRAM address signal is different from any of the damaged address data, the match signal is disabled, the SRAM is not enabled, and the DRAM is operated normally.

23. The apparatus according to claim 14, wherein the damaged address data provide a parity bit to determine whether the damaged address data are valid or invalid data.

24. The apparatus according to claim 14, wherein the parity bit disable the match signal when the damaged address data are invalid.