(19) World Intellectual Property Organization

International Bureau





(10) International Publication Number

WO 2009/091623 A1

(43) International Publication Date 23 July 2009 (23.07.2009)

(51) International Patent Classification:

G11C 16/34 (2006.01) G11C 16/12 (2006.01) G11C 16/10 (2006.01) G11C 16/14 (2006.01) G11C 16/16 (2006.01)

(21) International Application Number:

PCT/US2009/030080

(22) International Filing Date: 5 January 2009 (05.01.2009)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

16 January 2008 (16.01.2008) US 12/015,247

(71) Applicant (for all designated States except US): FREESCALE SEMICONDUCTOR INC. [US/US]; 6501 William Cannon Drive West, Austin, Texas 78735 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): SYZDEK, Ronald J. [US/US]; 5713 Gorham Glen Lane, Austin, Texas 78739 (US).


(74) Agent: KING, Robert L.; 7700 W. Parmer Lane, MD: TX32/PL02, Austin, TX 78729 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

(54) Title: NON-VOLATILE MEMORY WITH REDUCED CHARGE FLUENCE



includes performing a program/erase cycle on a second NVM bit (112) of the integrated circuit using a second fluence, wherein the second NVM bit has a second transconductance, and wherein the first transconductance is greater than the second transconductance and the second fluence is greater than the first fluence.



NON-VOLATILE MEMORY WITH REDUCED CHARGE FLUENCE

Background

Field

[0001] This disclosure relates generally to a non-volatile memory, and more specifically, to a non-volatile memory with reduced charge fluence.

Related Art

[0002] Thin film storage non-volatile memory arrays suffer from charge trap-up problem. In particular, repeated write/erase cycles result in electrons getting trapped in the dielectric layers of the thin film storage cells. This is because each time a memory cell is erased and programmed, electrons are tunneled to and from a floating gate of the memory cell. Some of the electrons while being tunneled get trapped in the dielectric layers of the floating gate. Trapped electrons reduce the write/erase endurance of the non-volatile memory. The number of electrons that get trapped is a function of the threshold voltage window, i.e., the difference between the threshold voltage of the memory cell in the erased stake. Conventional non-volatile memories have a large threshold voltage window resulting in a larger number of electrons getting trapped in the dielectric layers of the thin film storage cells corresponding to these non-volatile memories. As explained above, this reduces the write/erase endurance of such non-volatile memories.

[0003] Accordingly, there is a need for a non-volatile memory with reduced charge fluence.

Brief Description of the Drawings

[0004] The present invention is illustrated by way of example and is not limited by the accompanying figures, in which like references indicate similar elements. Elements in the figures are illustrated for simplicity and clarity and have not necessarily been drawn to scale.

[0005] FIG. 1 shows a block diagram of an exemplary non-volatile memory;

[0006] FIG. 2 shows a diagram of a portion of the exemplary non-volatile memory of FIG. 1;

[0007] FIG. 3 shows a diagram of an exemplary addressing scheme for the exemplary non-volatile memory of FIG. 1;

[0008] FIG. 4 shows a flow chart for an exemplary method for accessing the non-volatile memory of FIG. 1;

[0009] FIG. 5 shows a diagram of an exemplary memory bitcell for use with the exemplary non-volatile memory of FIG. 1; and

[0010] FIG. 6 shows a diagram of an exemplary bitline for use with the exemplary non-volatile memory of FIG. 1.

Detailed Description

[0011] As used herein, the term "bus" is used to refer to a plurality of signals or conductors which may be used to transfer one or more various types of information, such as data, addresses, control, or status. The conductors as discussed herein may be illustrated or described in reference to being a single conductor, a plurality of conductors, unidirectional conductors, or bidirectional conductors. However, different embodiments may vary the implementation of the conductors. For example, separate unidirectional conductors may be used rather than bidirectional conductors and vice versa. Also, plurality of conductors may be replaced with a single conductor that transfers multiple signals serially or in a time multiplexed manner. Likewise, single conductors carrying multiple signals may be separated out into various different conductors carrying subsets of these signals. Therefore, many options exist for transferring signals.

[0012] The terms "assert" or "set" and "negate" (or "deassert" or "clear") are used herein when referring to the rendering of a signal, status bit, or similar apparatus into its logically true or logically false state, respectively. If the logically true state is a logic level one, the logically false state is a logic level zero. And if the logically true state is a logic level zero, the logically false state is a logic level one.

[0013] Each signal described herein may be designed as positive or negative logic, where negative logic can be indicated by a bar over the signal name or an asterix (*) following the name. In the case of a negative logic signal, the signal is active low where the logically true state corresponds to a logic level zero. In the case of a positive logic signal, the signal is active high where the logically true state corresponds to a logic level one. Note that any of the signals described herein can be designed as either negative or positive logic signals. Therefore, in alternate embodiments, those signals described as positive logic signals may be implemented as negative logic signals, and those signals described as negative logic signals.

[0014] By way of example, two different non-volatile memory cells having different desirable characteristics are characterized as having different transconductances. A program/erase cycle is performed on a first non-volatile memory (NVM) bit of an integrated circuit using a first fluence. The first NVM bit has a first transconductance. A program/erase cycle on a second NVM bit of the integrated circuit is performed using a second fluence. As used herein the term fluence refers to the number of electrons or holes that intersect a unit area, or any other measure of a rate of flow of electrons or holes across a unit area. The second NVM bit has a second transconductance. The first transconductance is greater than the second transconductance. The second fluence is greater than the first fluence. The result is that there is less trap-up in the higher conductance first NVM bit and thus the first NVM bit has higher endurance. The lower endurance second NVM bit will be expected to be smaller and thus less expensive due to having the lower transconductance.

[0015] In one aspect, a method including performing a program/erase cycle on a first non-volatile memory (NVM) bit of an integrated circuit using a first fluence, wherein the first NVM bit has a first transconductance is provided. The method further includes performing a program/erase cycle on a second NVM bit of the integrated circuit using a second fluence, wherein the second NVM bit has a second transconductance, and wherein the first transconductance is greater than the second transconductance and the second fluence is greater than the first fluence.

[0016] In another aspect, a memory including a first non-volatile memory (NVM) bit having a first transconductance is provided. The memory further includes a second NVM bit having a second transconductance less than the first transconductance. The

memory further includes a program/erase circuit coupled to the first and second NVM bits that performs a program/erase cycle using a first fluence on the first NVM bit and a second fluence on the second NVM bit, wherein the first fluence is less than the second fluence.

[0017] FIG. 1 shows a block diagram of an exemplary non-volatile memory 10. Nonvolatile memory 10 may include a memory array 12, a column select 14, sense amplifiers 16, a control gate and source decoder 18, a select gate decoder 20, an address decoder 22, an address match circuit 24, a program load circuit 26, and a state machine 30. Memory array 12 may include memory bitcells, which may further be organized in sectors, such as SECTOR 0 13, SECTOR 1 15, SECTOR 2 17, and SECTOR N 19. Any other device, such as a processor, accessing non-volatile memory 10 may place an address on column address bus 27 and row address bus 29. Nonvolatile memory 10 may be a stand alone memory or may be included on the same integrated circuit as the microcontroller. In one embodiment, non-volatile memory 10 may include thin film storage memory cells. Thin film storage memory cells may include a charge storage layer, such as a nanocrystal layer, sandwiched between two dielectric layers. State machine 30 may control various aspects of reading, programming, and erasing the memory cells of memory array 12. For example, in response to USER INPUT, state machine 30 may provide row address and column address to non-volatile memory 10. In response to the SECTOR CONFIGURATION signal, address match circuit 24 may direct column select 14 to couple only one of the bitlines comprising memory array 12 to sense amplifiers 16.

[0018] In one embodiment, non-volatile memory 10 may function in a conventional manner, except that in certain instances, by manipulating address control logic (address decoder 22 and column select 14, for example), multiple memory cells may be read in parallel. In other words, in lieu of a single cell NOR architecture, four cell parallel architecture may be used. By way of example, address match circuit 24 may receive a SECTOR CONFIGURATION signal, which may provide information to address match circuit 24 as to which memory cells may be read in parallel. SECTOR CONFIGURATION signal may be set at the time of the design/manufacture of the non-volatile memory or may be programmed by a user of the non-volatile memory. Upon receiving an address corresponding to a read operation, address match circuit 24 may compare the received

address to the addresses corresponding to those sectors that have been configured as having memory cells that could be read in parallel. If there is a match, address match circuit 24 may provide appropriate control signals to address decoder 22 to enable reading of multiple memory cells in parallel.

[0019] FIG. 2 shows a diagram of a portion 32 of the exemplary non-volatile memory 10 of FIG. 1. Portion 32 may include a plurality of non-volatile memory cells, such as nonvolatile memory cells 34, 36, 38, and 40. Each of these non-volatile memory cells may be coupled to bitlines, such as bitlines 52, 54, 56, and 58. Each of the non-volatile memory cells may further be coupled to a select gate line 60 and control gate line 62. The source terminals of non-volatile memory cells 34, 36, 38, and 40 may be coupled to a line labeled SOURCE. Assertion of a signal on select gate line 60 would couple each of non-volatile memory cells 34, 36, 38, and 40 to their respective bitlines. For read operation, control gate line 62 may be maintained at a bias voltage appropriate for the read operation. For erase/program operation, the selected control gate may be brought to a high potential suitable for erasing or programming. By selective assertion of signals on column select lines CO, C1, C2, and C3, any of the transistors 42, 44, 46, and 48 may be turned on. If for example, transistors 42 and 44 are turned on, then bitlines 52 and 54 may be coupled together. If for example, transistors 42, 44, 46, and 48 are turned on, then bitlines 52, 54, 56, and 58 may be coupled together connecting the drains of non-volatile memory cells 52, 54, 56, and 58. The signal on the coupled bitlines may be sensed by sense amplifier 50 in a conventional manner to detect whether the non-volatile memory cell or cells being sensed are in a programmed state or an erased state. When bitlines corresponding to a plurality of non-volatile memory cells are coupled together as shown in FIG. 2, the threshold voltage required to read the memory cells is increased, which in turn reduces the threshold window (the delta between the program voltage and the erase voltage) and hence improves the endurance of these memory cells. Although FIG. 2 shows an embodiment in which the drains of transistors are coupled selectively, they may be permanently coupled. Moreover, although FIG. 2 shows an implementation in which four columns are coupled, additional or fewer columns may be coupled. Additionally, although FIG. 2 shows a column-wise coupled implementation of a non-volatile memory, the non-volatile memory may be implemented in a row-wise manner. As part of a row-wise implementation, four rows may be coupled

in parallel using a row-select signal (not shown) thereby coupling four rows in parallel, instead of coupling four columns in parallel.

[0020] FIG. 3 shows a diagram of an exemplary addressing scheme 70 for the exemplary non-volatile memory 10 of FIG. 1. Each non-volatile memory cell may be addressed using the addressing scheme shown in FIG. 3. Block 72 may provide the block address of the non-volatile memory cell to control gate and source decoder 18 and select gate decoder 20. In one embodiment, block 72 address may correspond to the higher order row address bits. Row 74 may provide the row address of the non-volatile memory cell to control gate and source decoder 18 and select gate decoder 20. Column 76 may provide the column address to address decoder 22. Column 76 may further include sub-address 78, which may indicate to address decoder 22, which, if any, bitlines are to be coupled together for reading purposes. For example, information stored in the sub-address field may be used by column select 14 to assert appropriate signals on column select lines, for example CO, C1, C2, and C3. Although not shown in FIG. 3, if a row-wise implementation is used then addressing scheme 70 may include a sub-address field including information concerning which row-select signals should be asserted.

[0021] FIG. 4 shows a flow chart for an exemplary method for accessing non-volatile memory 10 of FIG. 1. By way of example, FIG. 4 shows a method of programming a memory cell in four steps if it is detected to be part of a high-endurance sector or programming a memory cell in one step if it is detected to be part of a non-high endurance sector. In one embodiment, a memory cell may be programmed by adding electrons to a memory storage element, such as a nanocrystal layer corresponding to the memory cell and the memory cell may be erased by removing electrons from the memory storage element, such as the nanocrystal storage layer. This flow chart may be implemented by appropriate control logic in the non-volatile memory. In one embodiment, the steps illustrated in FIG. 4 may be performed by state machine 30 of FIG. 1. In step 82, state machine 30 may determine whether a read request is for reading a high endurance bit or a standard endurance bit. If in step 82, if it is determined that the read request is not for a high endurance bit memory cell, then in step 84 state machine 30 may read selected memory cell of standard endurance bit. If the read operation results in a pass (step 86), then the process may end (step 90). If, however,

the read operation results in a failure, then in step 88, state machine 30 may program selected memory cell.

[0022] Referring still to FIG. 4, if in step 82 it is determined that the read request is for a high endurance bit, then in step 92 state machine 30 may set sub-address 78 field to 0. Next, in step 94, state machine 30 may read a selected memory cell of high endurance bit. If the read operation results in a pass (step 96), then in step 100, state machine 30 may check to see whether the memory cell corresponding to last sub-address has been read or not. If, however, the read operation results in a failure, then in step 98, the selected memory cell is programmed by state machine 30. Referring back to step 100, if the last sub-address has been read, then state machine 30 may increment the value of the sub-address field by one (step 102) and the next selected memory cell of high endurance bit is read and the process continues to repeat unlit all of the selected memory cells have been read. Although FIG. 4 shows specific steps being performed in a specific sequence, state machine 30 may perform additional and/or fewer steps in a different sequence. In addition, although in FIG. 4 the steps are described as being performed by state machine 30 other blocks/circuits may also perform these steps alone or in conjunction with state machine 30 and/or other blocks/circuits.

[0023] FIG. 5 shows a diagram of an exemplary memory bitcell 110 for use with the exemplary non-volatile memory of FIG. 1. Memory bitcell 110 may include a substrate 111 having two transistors 112 and 114. Transistor 112 may have source/drain terminals (not shown) and a control gate 116. A storage layer, such as a nanocrystal layer 118 may be sandwiched between control gate 116 and a channel of transistor 1 12. Transistor 114 may have source/drain terminals (not shown) and a control gate 122. A storage layer, such as a nanocrystal layer 124 may be sandwiched between control gate 122 and a channel of transistor 114. In one embodiment, the channel width of transistor 114 may be greater than the channel width of transistor 112, as shown in FIG. 5. By way of example, transistor 112 may have a channel width of 0.28 µm and transistor 114 may have a channel width of 1.12 µm (effective width that is four times the width of transistor 112). Any of transistors 112 and 114 may be subjected to program/erase cycles. Transistors 112 and 114 may be programmed by adding electrons to the nanocrystal layer corresponding to each of transistors 112 and 114. Transistors 112 and 114 may be erased by removing electrons from the nanocrystal

layer corresponding to each of transistors 112 and 114. In one embodiment, transistor 112 may be part of sector 0 13 of memory array 12, while transistor 11 4 may be part of another sector, such as sector 1 15 of memory array 12. This way, transistors 112 and 114, which have different levels of transconductance and fluence may be used in different parts of the non-volatile memory. By way of example, transistor 112 having a higher fluence may be used in areas of the non-volatile memory that receive more program/erase cycles than other areas of the non-volatile memory. On the other hand, transistor 114 having a lower fluence may be used in areas of the non-volatile memory that receive fewer program/erase cycles than the other areas of the non-volatile memory. In one embodiment, transistors 112 and 114 may be programmed separately. In one embodiment, transistors 112 and 114 may be erased simultaneously. Although FIG. 5 shows a specific implementation of a non-volatile memory bitcells, other implementations may also be used. In one embodiment, non-volatile memory cells may be split gate memory cells.

[0024] FIG. 6 shows a diagram of an exemplary bitline 130 for use with the exemplary non-volatile memory of FIG. I. Bitline 130 may include transistors 132, 134, 136, and 138. The control gates of these transistors may be tied together to the control gate (CG) signal. The select gates of these transistors may be tied together to the select gate (SG) signal. The source terminals of these transistors may be tied together to SOURCE signal line. As shown in FIG. 6, the drains of these transistors may be permanently coupled to BITLINE. In operation, transistors 132, 134, 136, and 138 may be erased by applying a high positive voltage to the control gate (CG) of these transistors, with all the other terminals of these transistors grounded, causing electrons to tunnel from the memory storage element, such as a nanocrystal storage layer, through control gate. In addition, transistors 132, 134, 136. and 138 may be programmed by applying a high positive voltage to the control gate (CG) and source terminals of these transistors and applying a positive voltage to the select gate (SG) terminal. The conduction of current through nonvolatile memory cells would result in electrons getting trapped into the memory storage element, such as the nanocrystal storage layer. Memory cells in a high-endurance sector and the ones in a non-high endurance sector may share bitline 130 or may have separate non-shared bitlines.

[0025] Because the apparatus implementing the present invention is, for the most part, composed of electronic components and circuits known to those skilled in the art, circuit details will not be explained in any greater extent than that considered necessary as illustrated above, for the understanding and appreciation of the underlying concepts of the present invention and in order not to obfuscate or distract from the teachings of the present invention.

[0026] Thus, it is to be understood that the architectures depicted herein are merely exemplary, and that in fact many other architectures can be implemented which achieve the same functionality. In an abstract, but still definite sense, any arrangement of components to achieve the same functionality is effectively "associated" such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as "associated with" each other such that the desired functionality is achieved, irrespective of architectures or intermedial components. Likewise, any two components so associated can also be viewed as being "operably connected," or "operably coupled," to each other to achieve the desired functionality.

[0027] Although the invention is described herein with reference to specific embodiments, various modifications and changes can be made without departing from the scope of the present invention as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present invention. Any benefits, advantages, or solutions to problems that are described herein with regard to specific embodiments are not intended to be construed as a critical, required, or essential feature or element of any or all the claims.

[0028] The term "coupled," as used herein, is not intended to be limited to a direct coupling or a mechanical coupling.

[0029] Furthermore, the terms "a" or "an," as used herein, are defined as one or more than one. Also, the use of introductory phrases such as "at least one" and "one or more" in the claims should not be construed to imply that the introduction of another claim element by the indefinite articles "a" or "an" limits any particular claim containing such introduced claim element to inventions containing only one such element, even when the

same claim includes the introductory phrases "one or more" or "at least one" and indefinite articles such as "a" or "an." The same holds true for the use of definite articles.

[0030] Unless stated otherwise, terms such as "first" and "second" are used to arbitrarily distinguish between the elements such terms describe. Thus, these terms are not necessarily intended to indicate temporal or other prioritization of such elements.

<u>CLAIMS</u>

What is claimed is:

1. A method, comprising:

performing a program/erase cycle on a first non-volatile memory (NVM)
bit of an integrated circuit using a first fluence, wherein the first
NVM bit has a first transconductance; and
performing a program/erase cycle on a second NVM bit of the integrated
circuit using a second fluence, wherein the second NVM bit has
a second transconductance, and wherein the first
transconductance is greater than the second transconductance
and the second fluence is greater than the first fluence.

- 2. The method of claim 1, wherein the step of performing a program/erase cycle on the first NVM bit is further characterized by the first NVM bit comprising a plurality of NVM cells coupled in parallel for reading.
- 3. The method of claim 2, wherein the step of performing a program/erase cycle on the first NVM bit is further characterized by separately programming each of the plurality of NVM cells.
- 4. The method of claim 3, wherein the step of performing a program/erase cycle on the first NVM bit is further characterized by simultaneously erasing the plurality of NVM cells.
- 5. The method of claim 4, further comprising separately reading each NVM cell of the plurality of NVM cells.
- 6. The method of claim 2, wherein the step of performing the program/erase cycle on the first NVM bit is further characterized by the plurality of NVM cells comprising transistors having drains permanently connected together.

7. The method of claim 1, wherein

the step of performing a program/erase cycle on the first NVM bit is further characterized by the first NVM bit comprising a first transistor having a first channel width; and

the step of performing a program/erase cycle on the second NVM bit is further characterized by the second NVM bit comprising a second transistor having a second channel width; and

the first channel width is greater than the second channel width.

8. The method of claim 7, wherein:

- the step of performing a program/erase cycle on the first NVM bit is further characterized by the first transistor having a first nanocrystal storage layer; and
- the step of performing a program/erase cycle on the second NVM bit is further characterized by the second transistor having a second nanocrystal storage layer.
- 9. The method of claim 8, wherein the step of performing a program/erase cycle on the first NVM bit is further characterized by removing electrons from the first nanocrystal layer to achieve erasure of the first NVM bit and adding electrons to the first nanocrystal layer to achieve programming of the first NVM bit.


10. The method of claim 1, wherein:

- the step of performing a program/erase cycle on the first NVM bit is further characterized by the first NVM bit being in a first sector in a first memory array; and
- the step of performing a program/erase cycle on the second NVM bit is further characterized by the second NVM bit being in a second sector in the first memory array.

11. A memory, comprising: a first non-volatile memory (NVM) it having a first transconductance; a second NVM bit having a second transconductance less than the first transconductance; and

- a program/erase circuit coupled to the first and second NVM bits that performs a program/erase cycle using a first fluence on the first NVM bit and a second fluence on the second NVM bit, wherein the first fluence is less than the second fluence.
- 12. The memory of claim 11, wherein the first NVM bit comprises a plurality of NVM cells coupled to a plurality of bit lines of a memory array, further comprising:

 a column select circuit coupled to the plurality of bit lines; and an address decoder coupled to the column select circuit that receives an address signal and couples the plurality of bit lines together in response to the address signal indicating that the first NVM bit is being selected.
- 13. The memory of claim 12, further comprising an address match circuit, coupled to the address decoder, that determines if the address decoder is to couple the plurality of bit lines together.
- 14. The memory of claim 13, further comprising a sense amplifier, wherein the address match circuit directs the column select circuit to couple only one of the plurality of bit lines to the sense amplifier in response to a configuration signal.
- 15. The memory of claim 12, wherein each of the plurality of NVM cells have a first channel width and the second NVM bit comprises a transistor having the first channel width.



2/4




FIG. 2





FIG. 3








FIG. 5




FIG. 6

International application No. **PCT/US2009/030080**

A. CLASSIFICATION OF SUBJECT MATTER

G11C 16/34(2006.01)i, G11C 16/10(2006.01)i, G11C 16/16(2006.01)i, G11C 16/12(2006.01)i, G11C 16/14(2006.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 8 G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Korean Utility models and applications for Utility Models since 1975

Japanese Utility models and applications for Utility Models since 1975

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) eKIPASS(KIPO internal) "memory, programming, erase, cycle, fluence"

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 7167392 B1 (POPLEVINE et al.) 23 January 2007 See the abstract and figure 7.	1-15
A	US 6081447 A (LOFGREN et al.) 27 June 2000 See the abstract and figure 3.	1-15
A	US 5926416 A (BEVERINA et al.) 20 July 1999 See the abstract and figure 2.	1-15

	Further documents are listed in the continuation of Box C.
--	--

See patent family annex.

- * Special categories of cited documents:
- "A" document defining the general state of the art which is not considered to be of particular relevance
- 'E" earlier application or patent but published on or after the international filing date
- 'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of citation or other special reason (as specified)
- 'O" document referring to an oral disclosure, use, exhibition or other
- "P" document published prior to the international filing date but later than the priority date claimed
- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

19 MARCH 2009 (19.03.2009)

Date of mailing of the international search report

20 MARCH 2009 (20.03.2009)

Name and mailing address of the ISA/KR



Korean Intellectual Property Office Government Complex-Daejeon, 139 Seonsa-ro, Seogu, Daejeon 302-701, Republic of Korea

Facsimile No. 82-42-472-7140

Authorized officer

Yoon, Jin Hoon

Telephone No. 82-42-481-5391



INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2009/030080

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 7167392 B1	23.01.2007	None	
US 6081447 A	27.06.2000	None	
US 5926416 A	20.07.1999	None	
	US 7167392 B1 US 6081447 A	US 7167392 B1 23.01.2007 US 6081447 A 27.06.2000	cited in search report date member(s) US 7167392 B1 23.01.2007 None US 6081447 A 27.06.2000 None