



- (51) **International Patent Classification:**
G11C 16/10 (2006.01) G11C 16/12 (2006.01)
- (21) **International Application Number:**
PCT/US2009/033629
- (22) **International Filing Date:**
10 February 2009 (10.02.2009)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
61/029,858 19 February 2008 (19.02.2008) US
- (71) **Applicant (for all designated States except US):** RAMBUS INC. [US/US]; 4440 El Camino Real, Los Altos, CA 94022 (US).
- (72) **Inventor; and**
- (75) **Inventor/Applicant (for US only):** HAUKNES, Brent [US/US]; 17650 Eaton Lane, Monte Sereno, CA 95030 (US).
- (74) **Agent:** YAO, Shun; Park, Vaughan & Fleming LLP, 2820 Fifth Street, Davis, CA 95618-7759 (US).

- (81) **Designated States (unless otherwise indicated, for every kind of national protection available):** AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States (unless otherwise indicated, for every kind of regional protection available):** ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) **Title:** MULTI-BANK FLASH MEMORY ARCHITECTURE WITH ASSIGNABLE RESOURCES




FIG. 3A

(57) **Abstract:** This disclosure has described embodiments of a nonvolatile memory that includes at least two concurrently accessible memory banks (302), each including nonvolatile memory cells. The nonvolatile memory further includes at least one sharable resource (306), such as a power supply module, a program controller or an erase controller, wherein each sharable resource (306) is assignable to at least two of the concurrently accessible memory banks to enable a first type of memory operation. The nonvolatile memory additionally includes a number of dedicated resources (304), such as read controllers, wherein each dedicated resource (304) is configured to enable a second type of memory operation on a specific bank within the concurrently accessible memory banks.

WO 2009/105362 A1

Published:

— with international search report (Art. 21(3))

MULTI-BANK FLASH MEMORY ARCHITECTURE WITH ASSIGNABLE RESOURCES

5

10

TECHNICAL FIELD

[0001] The present embodiments generally relate to memory design. More specifically, the present embodiments relate to the design of a multi-bank memory architecture that facilitates independently controlling different banks within a memory to improve memory utilization.

15

BRIEF DESCRIPTION OF THE FIGURES

[0002] FIG. 1 presents a block diagram illustrating an embodiment of a multi-bank memory architecture.

[0003] FIG. 2A illustrates an embodiment of a multi-bank flash memory architecture wherein each memory bank is associated with a dedicated local bank controller.

20

[0004] FIG. 2B illustrates an exemplary integrated circuit (IC) chip floorplan for the multi-bank flash memory architecture illustrated in FIG. 2A.

[0005] FIG. 3A illustrates an embodiment of a multi-bank flash memory architecture using both shared control resources and dedicated local bank controller.

25

[0006] FIG. 3B illustrates a variation of the embodiment of the multi-bank flash memory architecture 300 illustrated in FIG. 3A.

[0007] FIG. 3C illustrates another variation of the embodiment of the multi-bank flash memory architecture illustrated in FIG. 3A.

[0008] FIG. 3D illustrates yet another variation of the embodiment of the multi-bank flash memory architecture illustrated in FIG. 3A.

30

[0009] FIG. 3E illustrates an exemplary IC chip floorplan for the multi-bank flash memory architecture illustrated in FIG. 3D.

[0010] FIG. 4A illustrates an embodiment of a multi-bank flash memory architecture using only shared control resources.

[0011] FIG. 4B illustrates a variation of the embodiment of multi-bank flash memory architecture illustrated in FIG. 4A.

5 [0012] FIG. 4C illustrates an exemplary IC chip floorplan for the multi-bank flash memory architecture illustrated in FIG. 4B.

[0013] FIG. 5 illustrates a flash memory device comprising a given type of assignable control resource and a set of associated memory banks.

10 [0014] FIG. 6 illustrates a multi-bank flash memory architecture using a single controller.

[0015] FIG. 7A illustrates the use of fully assignable power supply modules to support a set of memory banks.

[0016] FIG. 7B illustrates the use of regional assignable power supply modules to support a set of memory banks.

15 [0017] FIG. 7C illustrates an embodiment which combines the flash memory design of FIG. 3C with separate assignable power supplies.

[0018] FIG. 7D illustrates the use of a single assignable power supply module to support a set of memory banks.

20 DETAILED DESCRIPTION

[0019] The following description is presented to enable any person skilled in the art to make and use the disclosed embodiments, and is provided in the context of a particular application and its requirements. Various modifications to the disclosed embodiments will be readily apparent to those skilled in the art, and the general principles defined herein may be
25 applied to other embodiments and applications without departing from the spirit and scope of the present description. Thus, the present description is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed herein.

30 Overview

[0020] Advances in semiconductor technology presently make it possible to integrate hundreds of millions of transistors onto a single flash memory chip. These advances have

enabled flash memory to become increasingly more affordable and ubiquitous. Of the two common types of flash memory, NAND flash memory facilitates faster reading of large files and more rapid erasing and writing than NOR flash memory, and is therefore well-suited for solid-state storage. Because NAND flash memory also has a much lower cost per bit than other types of memory, it may be desirable to use NAND flash memory in a computer system's main memory.

[0021] Unfortunately, NAND flash memory is typically associated with significantly longer write times (~200-900 μ s) as compared to DRAM memory, and requires an even longer erase operation (~1-2ms) before flash memory cells can be reprogrammed. These long operation times can greatly limit flash memory device utilization. One solution to this problem is to enable concurrent operations on different banks of a flash memory device to improve device utilization.

[0022] For example, in some embodiments, a flash memory device is divided into multiple banks, and the flash memory device is capable of performing reading, programming, or erasing operations to each bank independently. Hence, this type of flash memory device can simultaneously support different memory operations on multiple memory banks. For example, while a time-consuming erase operation is being performed in one bank, program and read operations can be concurrently performed on other banks.

[0023] In some embodiments, dedicated local bank controllers are assigned to multiple memory banks, so that each memory bank can be independently controlled by a dedicated read control, a dedicated program control, and a dedicated erase control.

[0024] In some embodiments, to enable concurrent and independent bank operations, multiple sharable/assignable bank controllers are used in place of the dedicated local bank controllers. In these embodiments, each sharable/assignable bank controller can be assigned to a subset or all of the memory banks to support a given type of memory operation required by a memory bank. Note that using sharable/assignable bank controllers instead of dedicated local bank controllers can result in significant die size reduction.

[0025] In some embodiments, to enable concurrent and independent bank operations, a combination of dedicated local bank controllers and multiple sharable/assignable bank controllers are used. For example, read operations can be handled independently by dedicated local controllers and program and erase operations can be handled by a group of sharable/assignable controllers. In these embodiments, the number of assignable controllers

of a given type can be determined based on how many operations of a certain type may be performed simultaneously.

[0026] In some embodiments, a global control circuitry can be used to: (1) coordinate the multiple local bank controllers; and (2) determine the assignment of multiple sharable/assignable controllers to memory banks.

[0027] In some embodiments, to enable concurrent and independent bank operations, power supplies, charge pump circuits, and other non-controller resources within a multi-bank flash memory device are sharable and assignable to each bank.

[0028] Although the aforementioned embodiments are described in the context of a flash memory device, in general the aforementioned embodiments may be used in any type of memory device comprising multiple memory banks or multiple memory regions.

[0029] Furthermore, the aforementioned embodiments may be used in any type of computer system or computing device, including: a desktop or laptop computer, a hand-held or portable computing device (such as personal digital assistants, portable media players, and/or cellular telephones), a set-top box, a home network, digital cameras, portable storage devices, and/or a video-game device.

[0030] We now describe detailed embodiments for designing multi-bank flash memory devices that support concurrent and independent bank operations.

20 **A Multi-Bank Memory Architecture**

[0031] FIG. 1 presents a block diagram illustrating an embodiment of a multi-bank memory architecture 100. This memory architecture includes at least one memory controller 102 for controlling memory operations and one or more memory banks 104. While FIG. 1 illustrates memory architecture 100 having one memory controller 102 and four memory banks 104, other embodiments may have additional memory controllers and/or fewer or more memory banks 104. Note that memory controller 102 and memory banks 104 may be implemented on the same integrated circuit (IC) die. In other embodiments, they may be implemented on different integrated circuits which may be disposed within a single IC package, disposed in separate IC packages or implemented on bare integrated circuit dice.

[0032] Note that although memory controller 102 is illustrated as a single controller block in FIG. 1, memory controller 102 can be implemented in various embodiments for controlling memory operations on multiple memory banks 104.

For example, in some embodiments, memory controller 102 can further comprise a number of local bank controllers. In one embodiment, memory controller 102 can include four local bank controllers wherein each of the local bank controllers provides dedicated control functions to a respective memory bank 104. In another embodiment, memory controller 102 can include fewer local bank controllers than the number of memory banks. For example, memory controller 102 can include two local bank controllers, wherein each local bank controller provides dedicated control to a set of two of the four memory banks 104. Note that using local bank controllers can facilitate independent control of multiple local banks.

[0033] Furthermore, in some embodiments, memory controller 102 can comprise a global control circuitry in addition to a number of local bank controllers. In these embodiments, the global control circuitry can receive memory operations directly from a processor and can route the memory operations to different local bank controllers which provide control to the respective memory banks. Hence, the global control circuitry effectively manages control functions of the multiple local bank controllers.

[0034] We now describe in detail various embodiments of memory controller 102. In many of the variations discussed below, we assume that a single global control circuitry is used to manage one or more local bank controllers.

Operation Control for Flash Memory Banks

[0035] In some embodiments, multi-bank memory architecture 100 can be applied to a multi-bank flash memory device. In these embodiments, memory banks 104 are flash memory banks, wherein each flash memory bank comprises flash memory cells (which are organized as addressable rows and columns) and associated circuits for accessing the cells (such as row decoders and a page buffer).

[0036] A memory controller within a flash memory device typically controls three types of operations on a given flash memory bank: read operations, program operations, and erase operations. Read operations are typically faster than the other two operations, and erase operations are typically the slowest of the three.

Using Fully Dedicated Controls for Memory Banks

[0037] FIG. 2A illustrates an embodiment of a multi-bank flash memory architecture 200 wherein each memory bank is associated with a dedicated local bank controller. As shown in FIG. 2A, flash memory architecture 200 includes four memory banks 202-0, 202-1,

202-2, and 202-3. We collectively refer to the set of memory banks as “memory banks 202.” In other embodiments, flash memory device 200 can include fewer or more memory banks.

[0038] Note that each memory bank in FIG. 2A is associated with a dedicated local bank controller, i.e, local bank controllers 204-0, 204-1, 204-2, and 204-3 are associated with
5 memory banks 202-0, 202-1, 202-2, and 202-3, respectively. We collectively refer to the set of local bank controllers as “local bank controllers 204.” Note that each of the local bank controllers 204 includes dedicated control functions for controlling read operations, program operations, and erase operations on the associated memory bank. Hence, each memory bank
10 202 can perform reading, programming, or erasing operations independently of other memory banks 202.

[0039] Additionally, multi-bank flash memory architecture 200 includes a global control circuitry 206 which is coupled to local bank controllers 204. In some embodiments, global control circuitry 206 coordinates multiple independent memory operations among local bank controllers 204.

[0040] FIG. 2B illustrates an exemplary integrated circuit (IC) chip floorplan 210 for
15 the multi-bank flash memory architecture 200 illustrated in FIG. 2A. As seen in FIG. 2B, each of the four memory banks 202-0 to 202-3 is coupled to one of the four dedicated local bank controllers 204-0 to 204-3. For example, bank 202-0 in the first quadrant is interfaced with local bank controller 204-0. Note that each local bank controller 204 further includes a
20 read controller 216 for controlling read operation on a respective bank 202, and a unified program/erase controller 218 for controlling both program and erase operations on the respective bank 202. In some embodiments, however, program control and erase control can be implemented through separate control modules within a local bank controller.

[0041] Each local bank controller 204 also includes power supply module 220 for
25 providing operation voltages to the bank during a specific memory operation. Note that power supply module 220 can also include a voltage regulator circuit or a charge pump circuit. Note that charge pumps are typically used when bank operations require high voltages, in particular, during erase and program operations. Local bank controller 204 also includes a power switch 222, which couples power supply module 220 to the respective bank
30 202.

[0042] Note that in IC chip floorplan 210, global control circuitry 206 is located in a centralized region to facilitate interfacing with all four local bank controllers through the associated I/O circuits.

[0043] Note that the read control circuit, such as read controller 216-0, typically
5 requires a smaller amount of control logic and hence occupies a smaller die area than other types of control circuits. In contrast, program and erase control circuits typically require more control logic and hence occupy a larger die area. In particular the program control circuit typically has the largest footprint among the three types of controllers. Although
10 duplicating read/program/erase controls for each bank provides maximum flexibility, this duplication can increase chip size and manufacturing costs as the number of banks within a flash memory chip increases.

Using Partially Dedicated Controls for Memory Banks

[0044] FIG. 3A illustrates an embodiment of a multi-bank flash memory architecture
15 300 using both shared control resources and dedicated local bank controllers. As illustrated in FIG. 3A, flash memory system 300 includes four memory banks 302-0, 302-1, 302-2, and 302-3. We collectively refer to the set of memory banks as memory banks 302. In other embodiments, flash memory architecture 300 can include fewer or more memory banks.

[0045] Note that each of the memory banks 302 in FIG. 3A is associated with a
20 dedicated read controller 304-0, 304-1, 304-2, and 304-3 for controlling read operations on the associated memory bank. However, there are no dedicated program controllers or erase controllers associated with the memory banks. Instead, flash memory architecture 300 includes two sharable/assignable (referred simply as “sharable” hereafter) program/erase
25 controllers 306-0 and 306-1 (referred to as “program/erase controllers 306” collectively) which are coupled to memory banks 302 through a switch 308. In this embodiment, each of the program/erase controllers 306 can be assigned to one of the memory banks 302 and can thereby enable both program and erase operations for memory bank 302. Note that switch
30 308 is configured so that each of the program/erase controllers 306 can be coupled to any of the memory banks 302. In one embodiment, switch 308 can include crossbar switches. Note that once assigned, there is a one-to-one correspondence between a sharable program/erase controller and a memory bank.

[0046] In some embodiments, each program/erase controller 306-0 or 306-1 can be concurrently assigned to multiple memory banks 302 to enable program and erase operations on these memory banks in parallel. Note that in these embodiments, there is a one-to-many correspondence between a single sharable program/erase controller and multiple memory banks 302.

[0047] While FIG. 3A illustrates two sharable memory controllers 306, other embodiments may have fewer or more instances of sharable/assignable memory controllers 306. Generally, however, the number of sharable/assignable memory controllers 306 is less than the number of memory banks 302. In one embodiment, a sharable program/erase controller 306 is assigned to a memory bank when the memory bank is required to perform a program or an erase operation. For example, program/erase controller 306-0 can be assigned to bank 302-3 to control a given erase operation. Meanwhile, program/erase controller 306-1 can be assigned to bank 302-1 to control a given program operation. While bank 302-1 and bank 302-3 independently perform program and erase operations, bank 302-0 and bank 302-2 can independently perform read operations under the control of dedicated read controllers 304.

[0048] Additionally, multi-bank flash memory architecture 300 includes a global control circuitry 310, which is coupled to both sharable program/erase controllers 306, switch 308, and read controllers 304. In one embodiment, global control circuitry 310 is configured to assign sharable controllers to the memory banks. More specifically, global control circuitry 310 is configured to assign a sharable controller to be exclusively used by a given memory bank. Furthermore, global control circuitry 310 is configured to coordinate read operations on the memory banks.

[0049] Because flash memory architecture 300 significantly reduces the number of program/erase control modules required to control multiple memory banks, the die size impact of program/erase controllers can be reduced. Meanwhile, read controllers (which typically require smaller chip die area) are replicated for each bank to provide maximum flexibility in read operations. Note that such a hierarchical control architecture facilitates a trade-off between bank flexibility and die size.

[0050] FIG. 3B illustrates a variation of the embodiment of the multi-bank flash memory architecture 300 illustrated in FIG. 3A. In this embodiment, each memory bank is associated with both a dedicated read controller 304-0, 304-1, 304-2, and 304-3, for

controlling read operations, and a dedicated erase controller 330-0, 330-1, 330-2, and 330-3, for controlling erase operations on the associated memory bank. Hence, in this embodiment, the erase controls are not sharable as in FIG. 3A. However, there are no dedicated program controllers to the memory banks. Instead, there are two sharable program controllers 312-0 and 312-1 (referred to as “program controllers 312” collectively) which are coupled to
5 memory banks 302 through a switch 314. Similar to the system of FIG. 3A, each of the program controllers 306 is assignable to any one of the memory banks 302.

[0051] In some embodiments, the decision about making a particular type of controller assignable or dedicated is based on size limitations on the associated control
10 circuit. Note that a program controller generally has the largest amount of control logic and occupies the largest die area because of the state machine required to perform the program/verify iterations. Hence, making program controllers sharable significantly reduces the associated die size in comparison to the embodiment illustrated in FIG. 2. However, compared to the embodiment in FIG. 3A, the embodiment of FIG. 3B provides more bank
15 control flexibility at the expense of larger die size.

[0052] FIG. 3C illustrates another variation of the embodiment of the multi-bank flash memory architecture 300 illustrated in FIG. 3A. In FIG. 3A, each of the sharable program/erase controllers 306 integrates the program control and erase control into a single shareable module. In contrast, in the embodiment illustrated in FIG. 3C, the program control and erase control are separate modules. More specifically, the embodiment of FIG. 3C
20 includes two sharable program controllers 316-0 and 316-1 (referred to as “program controllers 316” collectively), which are coupled to memory banks 302 through a first switch 318, and two additional sharable erase controllers 320-0 and 320-1 (referred to as “erase controllers 320” collectively), which are coupled to memory banks 302 through a second
25 switch 322. Note that, in this embodiment, program controls and erase controls are independently assignable to up to four memory banks, thereby increasing the bank control flexibility. For example, memory banks 302-0 and 302-1 can be performing program operations under the control of program controllers 316 while memory bank 302-2 is performing an erase operation under the control of erase controller 320-0, and memory bank
30 302-3 is performing a read operation under the control of a dedicated read controller 304-3.

[0053] FIG. 3D illustrates yet another variation of the embodiment of the multi-bank flash memory architecture 300 illustrated in FIG. 3A. Note that in FIG. 3A, each of the

sharable program/erase controllers 306 is independently assignable to each of the four memory banks 302. Although this global assignability can maximize the utilization of each sharable resource, the design can be difficult to implement because a complicated switching mechanism is required. More importantly, in this embodiment, it is desirable to place both
5 the sharable controllers and the switch at a centralized location due to a timing consideration.

However, this layout may be difficult to implement because the global control circuitry already takes up space in the central region of the die. The design of FIG. 3D solves this problem by splitting the assignment of the sharable controllers. More specifically, the first sharable program/erase controller 306-0 is only coupled to a subset of memory banks 302-0
10 and 302-1 through a first switch 324, and is therefore assignable only to one of these memory banks. Separately, the second sharable program/erase controller 306-1 is only coupled to a subset of memory banks 302-2 and 302-3 through a second switch 326, and is therefore assignable only to one of these memory banks. We refer to this type of assignment configuration as “regional assignability” of sharable resources. Note that, in this
15 embodiment, each of the program/erase controllers 306 can be located closer to the associated memory banks.

[0054] FIG. 3E illustrates an exemplary IC chip floorplan 330 for the multi-bank flash memory architecture illustrated in FIG. 3D. As illustrated in FIG. 3E, each of the four memory banks 302 is associated with a dedicated read controller 304. Moreover, sharable
20 program/erase controller 306-0 (with highlighted border) is exclusively assignable to memory banks 302-0 and 302-1 on the left half of the chip plane, whereas sharable program/erase controller 306-1 (with highlighted border) is exclusively assignable to memory banks 302-2 and 302-3 on the right half of the chip plane. Flash memory 330 also includes a global control circuitry 310 which is located in a central region on the IC chip to facilitate
25 communicating with both dedicated controllers and sharable controllers. Also note that switches 324 and 326 are shown in FIG. 3E next the respective sharable program/erase controller 306-0 and 306-1.

[0055] Note that FIGs. 3A-3D illustrate four possible embodiments that combine both dedicated control resources and sharable control resources within a multi-bank flash memory
30 chip. Although there may be many other possible permutations for separating or combining the three control functions, such variations should be apparent to one of ordinary skill in the art. Hence, the present embodiments are not meant to be limited to the variations illustrated

in FIGs. 3A-3D. For example, it is possible to combine the concepts of FIG. 3C and FIG. 3D by using separately assignable program controllers and erase controllers, wherein each controller is sharable by only a subset of the memory banks. In general, in all of these possible variations, some control functions are implemented through local bank controllers which are associated with particular memory banks, while other control functions are implemented through regionally or globally sharable controllers, which are assignable to more than one memory bank.

[0056] Note that in each of the above embodiments, the number of assignable controllers of a given type can be determined based on how many operations of a certain type may be performed simultaneously.

Using All Assignable Controls for Memory Banks

[0057] Note that the embodiments in FIG. 3A-3E all include at least one type of dedicated controller, for example dedicated read controllers. Note that to achieve maximum utilization of these dedicated controllers, all memory banks have to be performing the same operations concurrently, which may not be a likely scenario in some applications. In some embodiments, to further reduce the chip die size while improving control resource utilization, all control resources are made sharable and assignable. As shown in FIG. 4A, which is a variation of FIG. 3A, multi-bank flash memory architecture 400 includes two sharable program/erase controllers 402-0 and 402-1 (referred to as “program/erase controllers 402” collectively), which are coupled to four memory banks 404-0, 404-1, 404-2, and 404-3 (referred to as “memory banks 402” collectively) through a first switch 406. Moreover, multi-bank flash memory 400 also includes two sharable read controllers 408-0 and 408-1 (referred to as “read controllers 408” collectively), which are coupled to the four memory banks 404 through a second switch 410. Note that in this embodiment, each of the sharable controllers is assignable to any of the four memory banks.

[0058] While FIG. 4A illustrates two sharable program/erase controllers 402 and two sharable read controllers 408, other embodiments may have fewer or more instances of each type of memory controller. Generally, however, the number of each type of sharable memory controller is less than the number of memory banks 404. In one embodiment, a sharable program/erase controller 402 is assigned to a particular memory bank when that memory bank 404 is required to perform a program or an erase operation, while a sharable read

controller 408 is assigned to another memory bank 404 when that memory bank is required to perform a read operation. Note that each memory bank 404 can perform an independent operation under control of one of the assignable memory controllers. Furthermore, different memory banks 404 can concurrently perform identical or different operations independently of each other under control of the assigned memory controllers.

[0059] Additionally, multi-bank flash memory 400 includes a global control circuitry 412 which is coupled to all sharable program/erase controllers 402 and sharable read controllers 408, and to switches 406 and 410. In one embodiment, global control circuitry 412 is configured to assign sharable controllers to the memory banks. Moreover, global control circuitry 412 is configured to assign a sharable controller to be exclusively used by a given memory bank.

[0060] FIG. 4B illustrates a multi-bank flash memory architecture 420, which is a variation of the embodiment of multi-bank flash memory architecture 400 illustrated in FIG. 4A. Note that in FIG. 4A, each sharable memory controller 402 or 408 is assignable to each of the four memory banks 404. Although this global assignability can maximize the utilization of each sharable resource, such a design can be difficult to implement due to a more complicated switching mechanism and floorplanning and timing considerations. The design illustrated in FIG. 4B solves this problem by splitting the assignment of each type of sharable controller. More specifically, sharable program/erase controller 402-0 and read controller 408-0 are only coupled to a subset of memory banks 404-0 and 404-1 through a first switch 422, and are therefore exclusively assignable to one of these memory banks. Separately, sharable program/erase controller 402-1 and read controller 408-1 are only coupled to a subset of memory banks 404-2 and 404-3 through a second switch 424, and are therefore exclusively assignable to one of these memory banks. Note that in this embodiment, each sharable memory controller can be located closer to the associated memory banks. In one embodiment, each switch 422 or 424 can be further split into two switches to couple each program/erase controller and read controller separately to the designated memory banks.

[0061] FIG. 4C illustrates an exemplary IC chip floorplan 430 for the multi-bank flash memory architecture illustrated in FIG. 4B. As seen in FIG. 4C, sharable program/erase controller 402-0 and read controller 408-0 (both are highlighted) are exclusively assignable to memory banks 404-0 and 404-1 on the left half of the chip plane, whereas sharable

program/erase controller 402-1 and read controller 408-1 (both are highlighted) are exclusively assignable to memory banks 404-2 and 404-3 on the right half of the chip plane. Switches 422 and 424 are also placed in the respective half of the chip planes for selecting and coupling the respective sharable memory resources to the respective memory banks.

5 Flash memory chip 430 also includes a global control circuitry 412 which is located in a central region on the IC chip to facilitate interfacing with all sharable controllers and the switches. Note that the design of chip 430 results in an even smaller chip size than the IC chip designs illustrated in FIG. 2B and FIG. 3E because this design facilitates more sharing of control resources.

10 **[0062]** Note that FIGs. 4A-4C illustrate two possible embodiments that provide assignable control resources within a multi-bank flash memory system. Although there may be a number of possible variations for separating or combining the three control functions, such variations will be apparent to one of ordinary skill in the art. Hence, the present embodiments are not meant to be limited to the types of variations illustrated in FIGs. 4A-4C.

15 For example, one embodiment can use separately sharable program and erase controls, while another embodiment can use combined erase/read controls and independent program controls. In general, in all of these variations, control resources are sharable and assignable to more than one memory bank through one or more switches. Moreover, there can be other floorplan variations in terms of which memory banks a given sharable controller is applied to.

20 For example, instead of assigning the left banks and right banks with separate sharable-controllers as shown in FIG. 4C, separate sharable-controllers can be assigned to upper banks and lower banks.

[0063] FIG. 5 illustrates a flash memory device 500 comprising a given type of assignable control resource and a set of associated memory banks. As illustrated in FIG. 5, a set of J assignable control resources 502 of a particular type is coupled to a set of M memory banks 504 through a switch 506. Note that each of the J assignable control resources can be assigned to each of the M memory banks 504. Also note that all of the J assignable control resources provide the same type of control function or the same type of combined control function. For example, control resources 502 can be a set of program controllers, a set of erase controllers, or a set of read controllers. Moreover, control resources 502 can be a set of combined erase/read controllers, a set of combined program/read controllers, or a set of combined program/erase controllers. Furthermore, control resources 502 can be a set of “all-

25
30

in-one” program/erase/read controllers. In one embodiment, no matter what type of control function or functions are provided by control resources 502, the number J of the assignable control resources 502 is less than or equal to the number M of the memory banks that they can be assigned to, i.e., $J \leq M$.

5 **[0064]** Note that flash memory device 500 as illustrated in FIG. 5 generalizes the relationship between a set of assignable control resources of a particular type and a set of memory banks that the set of control resources can be exclusively assigned to. Consequently, the flash memory device 500 is applicable to partially-dedicated-control designs, as illustrated in FIGs. 3A-3E, and all-assignable-control designs, as illustrated in FIGs. 4A-4C.

10

Using a Single Global Controller

[0065] FIG. 6 illustrates a multi-bank flash memory architecture 600 using a single controller 602. In this embodiment, instead of using multiple sets of assignable controllers of various types, a single controller 602 is used to control all four memory banks 604-0, 604-1, 15 604-2, and 604-3 (referred to as “memory banks 604” collectively) through a switch 606. More specifically, controller 602 provides all memory control functions (i.e., program, erase, and read) and can perform any control function on a given memory bank 604.

[0066] In some embodiments, controller 602 is assignable to only one of the memory banks 604 at a given time. In these embodiments, only one memory bank may be active at a 20 given time. In other embodiments, controller 602 is assignable to more than one of the memory banks 604 at a given time to concurrently and independently control multiple memory banks 604 to perform desired bank operations. In these embodiments, controller 602 may further comprise multiple assignable memory controllers and a global control circuitry that manages these assignable memory controllers.

25

Making Other Resources Sharable

[0067] Note that the general concept of making some resources within a multi-bank flash memory chip sharable and assignable is not limited to control resources. In some 30 embodiments, non-controller resources within a multi-bank flash memory chip can be made sharable and assignable. For example, these non-controller resources can include a power supply circuit for the memory banks.

[0068] Referring back to FIG. 2B, note that each memory bank 202 is associated with a dedicated power supply module 220. In this embodiment, a power supply is always ready when the associated memory bank needs to perform a particular bank operation. On the other hand, a power supply is idle when the associated memory bank is not performing an operation. (Note that each power supply module may be configured differently for different operation modes. For example, higher supply voltage levels may be used during a program or erase operation than during a read operation.) Note that designs for these power supply modules may similarly balance the trade-off between bank flexibility and die size. In some embodiments, a smaller number of power supply modules can be made sharable and assignable among all memory banks.

[0069] FIGs. 7A-7B illustrate a number of assignable power supply designs for a multi-bank flash memory chip. In these embodiments, we again consider four memory banks. However, other embodiments may have fewer or more memory banks. Note that in these embodiments no dedicated power supply modules are used.

[0070] FIG. 7A illustrates the use of fully assignable power supply modules to support a set of memory banks. Specifically, two sharable and assignable power supply modules 702-0 and 702-1 (referred to as “power supply modules 702” collectively) are coupled to four memory banks 704-0, 704-1, 704-2, and 704-3 (referred to as “memory banks 704” collectively) through a power switch 706. Generally, a power switch is configured to switch an input supply voltage between different outputs, which are coupled to different memory banks. In some embodiments, a power switch, such as power switch 706, may also include circuits for controlling the switching to avoid problems such as “snapback breakdown.”

[0071] While FIG. 7A illustrates two sharable power supply modules, other embodiments may have fewer or more shareable power supply modules. Generally, however, the number of sharable power supply modules 702 is less than the number of memory banks 704. In FIG. 7A, each sharable power supply module 702 is capable of supporting only one memory bank, and can be assigned to a particular memory bank 704 when that memory bank is required to perform an operation. Furthermore, both power supply modules 702 are assignable to any one of the memory banks 704.

[0072] Note that power supply modules 702 can include, but are not limited to a voltage regulator circuit or a charge pump circuit. Note that charge pumps are typically used

when bank operations requires high voltages, in particular for the erase and program operations.

[0073] FIG. 7B illustrates the use of regionally assignable power supply modules to support a set of memory banks. Specifically, two sharable and assignable power supply
5 modules 702-0 and 702-1 are coupled to four memory banks 704 through power switches 708 and 710, respectively. Note that while global assignability of FIG. 7A can maximize the utilization of each sharable power supply module, such a design can be difficult to implement due to a more complicated switching mechanism and floorplanning and timing
10 considerations. The design of FIG. 7B solves this problem by splitting the association of each power supply module. More specifically, the first power supply module 702-0 is only coupled to a subset of memory banks 704-0 and 704-1 through the first power switch 708, and therefore is assignable exclusively to one of these memory banks. Separately, the second
15 power supply module 702-1 is only coupled to a subset of memory banks 704-2 and 704-3 through the second power switch 710, and therefore is assignable exclusively to one of these memory banks. Note that in this embodiment, each power supply module can be located closer to the associated memory banks.

[0074] While FIG. 7B illustrates two sharable power supply modules, other embodiments may have fewer or more shareable power supply modules. Generally,
20 however, the number of sharable power supply modules 702 is less than the number of memory banks 704. In the embodiment of FIG. 7B, each sharable power supply module 702 is capable of supporting a single associated memory bank. During operation, a sharable power supply module 702 can be assigned to one of the associated memory banks 704 when that memory bank is required to perform a bank operation. In one embodiment, power
25 supply modules 702 can include, but are not limited to voltage regulator circuits and charge pump circuits. Note that charge pumps are typically used when bank operations require high voltages, in particular for the erase and program operations.

[0075] Note that in the embodiments illustrated in FIGs. 7A and 7B, each power supply module is configured to support all three operation modes, i.e., read, program, and erase operations. In some embodiments, separate power supply modules can be used for
30 supporting different operation modes. For example, one embodiment uses read power-supply-blocks for read operations, program power-supply-blocks for program operations, and erase power-supply-blocks for erase operations. Another embodiment uses read power-

supply-blocks for read operations and combined program/erase power-supply-blocks for both program and erase operations.

[0076] Note that when separate power supply modules are used to support different types of operation modes, each embodiment illustrated in FIG. 3 and FIG. 4 for the different controllers can be similarly applied to the power supply modules. For example, one
5 embodiment can use dedicated read power-supply-blocks for supporting read operations on four associated memory banks 302, and use fewer sharable program/erase-power-supply blocks for supporting both program and erase operations on these memory banks. In another
10 embodiment, two sharable read-power-supply-blocks are used to support read operations on memory banks 404, while two sharable program/erase-power-supply-blocks are used to support both program and erase operations on these memory banks. Note that it may be desirable to use combined program/erase power-supply-blocks and separate read power-supply blocks because the voltages used for program and erase operations are generally very similar but higher than the read voltages.

[0077] In some embodiments, the separate power supply modules can be configured to match the configuration of the controllers. For example, in a design which uses two assignable program/erase controllers, two corresponding assignable program/erase-power-supplies will be used in concert.

[0078] FIG. 7C illustrates an embodiment which combines the flash memory of FIG. 3C with separate assignable power supplies. More specifically, the embodiment of FIG. 7C includes separate assignable program controllers (316-0 and 316-1) and erase controllers (320-0 and 320-1). Additionally, the embodiment includes two assignable combined-program/erase-power-supplies 720-0 and 720-1 which are coupled to the memory banks 302 through power switch 722. Note that this embodiment facilitates performing a number of
25 distinctive parallel operations on any two of the memory banks 302. For example, using the two program controllers, two erase controllers, and two program/erase power supplies, the flash memory can perform concurrently: (1) two program operations; (2) two erase operations; or (3) one program and one erase operation. Note that separate read power supplies are also used in the embodiment but are not shown in FIG. 7C.

[0079] FIG. 7D illustrates the use of a single assignable power supply module to support a set of memory banks. In this embodiment, instead of using multiple power supply modules, a single "large" power supply module 712, which is directly coupled to the memory

banks, is used to support all four memory banks 704. In this embodiment, power supply module 712 is capable of simultaneously supporting all memory banks to perform concurrent bank operations. Note that in this embodiment, the design complexity is concentrated in the power supply module 712.

5

Summary

[0080] This disclosure has described embodiments of a nonvolatile memory that includes at least two concurrently accessible memory banks, each including nonvolatile memory cells. The nonvolatile memory further includes at least one sharable resource,
10 wherein each sharable resource is assignable to at least two of the concurrently accessible memory banks to enable a first type of memory operation. The nonvolatile memory additionally includes a number of dedicated resources, wherein each dedicated resource is configured to enable a second type of memory operation on a specific bank within the concurrently accessible memory banks.

15 [0081] In some embodiments, the nonvolatile memory cells are NAND flash memory cells.

[0082] In some embodiments, the nonvolatile memory further includes a global control circuitry configured to assign the at least one sharable resource to the concurrently accessible memory banks.

20 [0083] In some embodiments, the global control circuitry is configured to assign a sharable resource to be exclusively used by a specific memory bank.

[0084] In some embodiments, the global control circuitry is configured to assign a sharable resource to be concurrently used by two or more of the memory banks.

25 [0085] In some embodiments, the at least one sharable resource is coupled to the at least two concurrently accessible memory banks through a switching circuit.

[0086] In some embodiments, the at least one sharable resource is coupled to a subset of the at least two concurrently accessible memory banks through a switching circuit.

30 [0087] In some embodiments, the sharable resource includes a bank controller for controlling the first type of memory operation. The first type of memory operation includes at least one of: a program operation on a memory bank; an erase operation on a memory bank; and a read operation on a memory bank.

[0088] In some embodiments, the dedicated resource includes a bank controller for controlling the second type of memory operation. The second type of memory operation includes at least one of: a program operation on a memory bank; an erase operation on a memory bank; and a read operation on a memory bank.

5 [0089] In some embodiments, the bank controller for controlling the first type of memory operation occupies a larger amount of die area than the bank controller for controlling the second type of memory operation.

[0090] This disclosure has described embodiments of another nonvolatile memory. This nonvolatile memory includes at least two concurrently accessible memory banks, each including nonvolatile memory cells. The nonvolatile memory further includes at least one sharable resource of a first type, wherein each sharable resource of the first type is assignable to at least two of the concurrently accessible memory banks to enable a first type of memory operation. The nonvolatile memory additionally includes at least one sharable resource of a second type, wherein each sharable resource of the second type is assignable to at least two of the concurrently accessible memory banks to enable a second type of memory operation.

10

15

[0091] In some embodiments, the nonvolatile memory cells are NAND flash memory cells.

[0092] In some embodiments, the nonvolatile memory further includes a global control circuitry configured to assign the at least one sharable resource of the first type and the at least one sharable resource of the second type to the concurrently accessible memory banks.

20

[0093] In some embodiments, the global control circuitry is configured to assign a sharable resource of the first type to be exclusively used by a specific memory bank.

[0094] In some embodiments, the global control circuitry is configured to assign a sharable resource of the first type to be concurrently used by two or more of the memory banks.

25

[0095] In some embodiments, the global control circuitry is configured to assign a sharable resource of the second type to be exclusively used by a specific memory bank.

[0096] In some embodiments, the global control circuitry is configured to assign a sharable resource of the second type to be concurrently used by two or more of the memory banks.

30

[0097] In some embodiments, the at least one sharable resource of a first type is coupled to the at least two concurrently accessible memory banks through a first switching circuit; and the at least one sharable resource of a second type is coupled to the at least two concurrently accessible memory banks through a second switching circuit.

5 [0098] In some embodiments, the at least one sharable resource of a first type is coupled to a subset of the at least two concurrently accessible memory banks through a first switching circuit; and the at least one sharable resource of a second type is coupled to a subset of the at least two concurrently accessible memory banks through a second switching circuit.

10 [0099] In some embodiments, the sharable resource of the first type includes a first bank controller for controlling the first type of memory operation. The first type of memory operation includes at least one of: a program operation on a memory bank; an erase operation on a memory bank; and a read operation on a memory bank.

[00100] In some embodiments, the sharable resource of the second type includes a
15 second bank controller for controlling the second type of memory operation. The second type of memory operation includes at least one of: a program operation on a memory bank; an erase operation on a memory bank; and a read operation on a memory bank.

[00101] In some embodiments, the first bank controller occupies a different amount of die area than the second bank controller.

20 [00102] In some embodiments, the number of the sharable resources of the first type is less than or equal to the number of concurrently accessible memory banks in the nonvolatile memory. Furthermore, the number of the sharable resources of the second type is less than or equal to the number of concurrently accessible memory banks in the nonvolatile memory.

25 [00103] This disclosure has described embodiments of another nonvolatile memory. This nonvolatile memory includes at least two concurrently accessible memory banks, each including nonvolatile memory cells. The nonvolatile memory further includes at least one sharable resource, wherein each sharable resource is concurrently assignable to one or more of the concurrently accessible memory banks to enable a memory operation.

30 [00104] In some embodiments, the sharable resource includes a bank controller for controlling a memory operation, which include at least one of: a program operation on a

memory bank; an erase operation on a memory bank; and a read operation on a memory bank.

[00105] In some embodiments, the sharable resource includes a power supply circuit for enabling the memory operation.

5 [00106] In some embodiments, the power supply circuit can include: a voltage regulator circuit; a charge pump circuit; and other power supply circuits.

[00107] In some embodiments, the power supply circuit includes one of: a program power-supply-block for enabling a program operation on a given memory bank; an erase power-supply-block for enabling an erase operation on a given memory bank; a read power-
10 supply-block for enabling a read operation on a given memory bank; and a combined program/erase power-supply-block for enabling both program and erase operations on a given memory bank.

[00108] In some embodiments, the power supply circuit is coupled to the at least two concurrently accessible memory banks through a power-switching circuit.

15 [00109] In some embodiments, the power supply circuit is coupled to a subset of the at least two concurrently accessible memory banks through a power-switching circuit.

[00110] This disclosure has described embodiments of yet another nonvolatile memory. This nonvolatile memory includes at least two concurrently accessible memory banks, each including nonvolatile memory cells. The nonvolatile memory further includes a
20 number of dedicated resources, wherein each dedicated resource is associated with a respective bank within the concurrently accessible banks to enable memory operations on the respective bank.

[00111] The foregoing descriptions of embodiments have been presented for purposes of illustration and description only. They are not intended to be exhaustive or to
25 limit the present description to the forms disclosed. Accordingly, many modifications and variations will be apparent to practitioners skilled in the art. Additionally, the above disclosure is not intended to limit the present description. The scope of the present description is defined by the appended claims

What Is Claimed Is:

1. A nonvolatile memory, comprising:
at least two concurrently accessible memory banks, each including nonvolatile
5 memory cells;
at least one sharable resource, wherein each sharable resource is assignable to at least
two of the concurrently accessible memory banks to enable a first type of memory operation;
and
a number of dedicated resources, wherein each dedicated resource is configured to
10 enable a second type of memory operation on a specific bank within the concurrently
accessible memory banks.
2. The nonvolatile memory of claim 1, wherein the nonvolatile memory cells are
NAND flash memory cells.
3. The nonvolatile memory of claim 1, further comprising a global control
15 circuitry configured to assign the at least one sharable resource to the concurrently accessible
memory banks.
4. The nonvolatile memory of claim 3, wherein the global control circuitry is
configured to assign a sharable resource to be exclusively used by a specific memory bank.
5. The nonvolatile memory of claim 3, wherein the global control circuitry is
20 configured to assign a sharable resource to be concurrently used by two or more of the
memory banks.
6. The nonvolatile memory of claim 1, wherein the at least one sharable resource
is coupled to the at least two concurrently accessible memory banks through a switching
circuit.

7. The nonvolatile memory of claim 1, wherein the at least one sharable resource is coupled to a subset of the at least two concurrently accessible memory banks through a switching circuit.

8. The nonvolatile memory of claim 1, wherein the sharable resource includes a
5 bank controller for controlling the first type of memory operation, which includes at least one of:

a program operation on a memory bank;
an erase operation on a memory bank; and
a read operation on a memory bank.

9. The nonvolatile memory of claim 8, wherein the dedicated resource includes a
10 bank controller for controlling the second type of memory operation, which includes at least one of:

a program operation on a memory bank;
an erase operation on a memory bank; and
15 a read operation on a memory bank.

10. The nonvolatile memory of claim 9, wherein the bank controller for controlling the first type of memory operation occupies a larger amount of die area than the bank controller for controlling the second type of memory operation.

11. A nonvolatile memory, comprising:
20 at least two concurrently accessible memory banks, each including nonvolatile memory cells;
at least one sharable resource of a first type, wherein each sharable resource of the first type is assignable to at least two of the concurrently accessible memory banks to enable a first type of memory operation; and
25 at least one sharable resource of a second type, wherein each sharable resource of the second type is assignable to at least two of the concurrently accessible memory banks to enable a second type of memory operation.

12. The nonvolatile memory of claim 11, wherein the nonvolatile memory cells are NAND flash memory cells.

13. The nonvolatile memory of claim 11, further comprising a global control circuitry configured to assign the at least one sharable resource of the first type and the at
5 least one sharable resource of the second type to the concurrently accessible memory banks.

14. The nonvolatile memory of claim 13, wherein the global control circuitry is configured to assign a sharable resource of the first type to be exclusively used by a specific memory bank.

15. The nonvolatile memory of claim 13, wherein the global control circuitry is
10 configured to assign a sharable resource of the first type to be concurrently used by two or more of the memory banks.

16. The nonvolatile memory of claim 13, wherein the global control circuitry is configured to assign a sharable resource of the second type to be exclusively used by a specific memory bank.

17. The nonvolatile memory of claim 13, wherein the global control circuitry is
15 configured to assign a sharable resource of the second type to be concurrently used by two or more of the memory banks.

18. The nonvolatile memory of claim 11,
wherein the at least one sharable resource of a first type is coupled to the at least two
20 concurrently accessible memory banks through a first switching circuit; and
wherein the at least one sharable resource of a second type is coupled to the at least two concurrently accessible memory banks through a second switching circuit.

19. The nonvolatile memory of claim 11,
wherein the at least one sharable resource of a first type is coupled to a subset of the
25 at least two concurrently accessible memory banks through a first switching circuit; and

wherein the at least one sharable resource of a second type is coupled to a subset of the at least two concurrently accessible memory banks through a second switching circuit.

20. The nonvolatile memory of claim 11, wherein the sharable resource of the first type includes a first bank controller for controlling the first type of memory operation, which
5 includes at least one of:

- a program operation on a memory bank;
- an erase operation on a memory bank; and
- a read operation on a memory bank.

21. The nonvolatile memory of claim 20, wherein the sharable resource of the
10 second type includes a second bank controller for controlling the second type of memory operation, which includes at least one of:

- a program operation on a memory bank;
- an erase operation on a memory bank; and
- a read operation on a memory bank.

15 22. The nonvolatile memory of claim 21, wherein the first bank controller occupies a different amount of die area than the second bank controller.

23. The nonvolatile memory of claim 11,
wherein the number of the sharable resources of the first type is less than or equal to the number of concurrently accessible memory banks in the nonvolatile memory; and
20 wherein the number of the sharable resources of the second type is less than or equal to the number of concurrently accessible memory banks in the nonvolatile memory.

24. A nonvolatile memory, comprising:
at least two concurrently accessible memory banks, each including nonvolatile
memory cells; and
25 at least one sharable resource, wherein each sharable resource is concurrently assignable to one or more of the concurrently accessible memory banks to enable a memory operation.

25. The nonvolatile memory of claim 24, wherein the sharable resource includes a bank controller for controlling the memory operation, which include at least one of:

- a program operation on a memory bank;
- an erase operation on a memory bank; and
- 5 a read operation on a memory bank.

26. The nonvolatile memory of claim 24, wherein the sharable resource includes power supply circuit for enabling the memory operation.

27. The nonvolatile memory of claim 26, wherein the power supply circuit can include:

- 10 a voltage regulator circuit;
- a charge pump circuit; and
- other power supply circuits.

28. The nonvolatile memory of claim 26, wherein the power supply circuit includes one of:

- 15 a program power-supply-block for enabling a program operation on a given memory bank;
- an erase power-supply-block for enabling an erase operation on a given memory bank;
- a read power-supply-block for enabling a read operation on a given memory bank;
- 20 and
- a combined program/erase power-supply-block for enabling both program and erase operations on a given memory bank.

29. The nonvolatile memory of claim 26, wherein the power supply circuit is coupled to the at least two concurrently accessible memory banks through a power-switching
25 circuit.

30. The nonvolatile memory of claim 26, wherein the power supply circuit is coupled to a subset of the at least two concurrently accessible memory banks through a power-switching circuit.

31. A nonvolatile memory, comprising:
5 at least two concurrently accessible memory banks, each including nonvolatile memory cells; and
a number of dedicated resources, wherein each dedicated resource is associated with a respective bank within the concurrently accessible banks to enable memory operations on the respective bank.

MULTI-BANK MEMORY ARCHITECTURE 100




FIG. 1

MULTI-BANK FLASH MEMORY ARCHITECTURE 200




FIG. 2A

MULTI-BANK FLASH MEMORY FLOORPLAN 210




FIG. 2B

MULTI-BANK FLASH MEMORY ARCHITECTURE 300




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D

MULTI-BANK FLASH MEMORY FLOORPLAN 330




FIG. 3E

MULTI-BANK FLASH MEMORY ARCHITECTURE 400




FIG. 4A

MULTI-BANK FLASH MEMORY ARCHITECTURE 420




FIG. 4B

MULTI-BANK FLASH MEMORY FLOORPLAN 430





FIG. 4C

MULTI-BANK FLASH MEMORY BLOCK 500



WHERE $J \leq M$

FIG. 5

MULTI-BANK FLASH MEMORY ARCHITECTURE 600




FIG. 6




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2009/033629

A. CLASSIFICATION OF SUBJECT MATTER

INV. G11C16/10 G11C16/12

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G11C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 240 040 B1 (AKAOGI TAKAO [US] ET AL) 29 May 2001 (2001-05-29) column 1, line 5 - line 8 column 2, line 28 - line 31 column 7, line 28 - line 42 column 8, line 26 - line 50 column 9, line 8 - line 19 column 9, line 44 - line 45; figure 2	1-31
X	US 6 088 264 A (HAZEN PETER K [US] ET AL) 11 July 2000 (2000-07-11) column 2, line 16 - line 59 column 3, line 25 - line 38; figure 2 ----- -/--	1-31



Further documents are listed in the continuation of Box C.



See patent family annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- * & * document member of the same patent family

Date of the actual completion of the international search

6 May 2009

Date of mailing of the international search report

13/05/2009

Name and mailing address of the ISA/

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer

Harms, Juergen

INTERNATIONAL SEARCH REPORT

International application No

PCT/US2009/033629

C(Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 2003/072199 A1 (HONDA YASUHIKO [JP] ET AL) 17 April 2003 (2003-04-17) paragraph [0003] paragraph [0035] - paragraph [0050] paragraph [0055]; figure 1 -----	1-31
X	US 6 418 061 B1 (KITAZAKI KAZUHIRO [JP]) 9 July 2002 (2002-07-09) column 1, line 33 - line 62 -----	1-31
X	US 2007/097775 A1 (JU GI S [KR] JU GI SEOK [KR]) 3 May 2007 (2007-05-03) paragraph [0010] - paragraph [0011] paragraph [0023] paragraph [0034]; figure 2 -----	1-10, 24-31

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No

PCT/US2009/033629

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 6240040	B1	29-05-2001	AT 373307 T 15-09-2007
			BR 0108811 A 05-11-2002
			CN 1419697 A 21-05-2003
			DE 60130437 T2 30-04-2008
			EP 1266377 A2 18-12-2002
			JP 2003527724 T 16-09-2003
			TW 222073 B 11-10-2004
			WO 0169603 A2 20-09-2001
US 6088264	A	11-07-2000	AU 1536899 A 26-07-1999
			DE 19882933 B4 18-05-2006
			DE 19882933 T0 18-01-2001
			GB 2347767 A 13-09-2000
			HK 1027206 A1 01-11-2002
			JP 2002501276 T 15-01-2002
			TW 455911 B 21-09-2001
			WO 9935650 A1 15-07-1999
US 2003072199	A1	17-04-2003	DE 60218009 T2 25-10-2007
			EP 1308963 A1 07-05-2003
			JP 2003123488 A 25-04-2003
			KR 20030030945 A 18-04-2003
US 6418061	B1	09-07-2002	DE 60012081 D1 19-08-2004
			DE 60012081 T2 18-11-2004
			EP 1052646 A2 15-11-2000
			KR 20010087733 A 21-09-2001
			TW 466497 B 01-12-2001
US 2007097775	A1	03-05-2007	CN 1956100 A 02-05-2007